<html><head><meta name="color-scheme" content="light dark"></head><body><pre style="word-wrap: break-word; white-space: pre-wrap;">
\noindent
{\bf ETA-10
}



\noindent
{\bf
Vector Parallel Architecture
}

\vspace{.1in}
\noindent
The company is no longer in business.

\vspace{.1in}
\noindent
The ETA-10 is a successor to the CYBER 205 and is manufactured by
ETA Systems, a subsidiary of Control Data. ETA Systems was founded in 1983.
The ETA-10 major announcement was on April 27, 1987.
The company folded in 1989.


\vspace{.1in}
\noindent
{\bf Architecture:}
Multiprocessor system with up to 8 processors.
Very high density circuitry (20,000 gates/chip)
in 1.0 $\mu$ CMOS. The top end of the range (Models G and E) use
liquid nitrogen cooling; the P and Q models are air cooled.
Each processor occupies a single 44-layer printed circuit
board containing 240 chips,
measuring 16" x 22" x .25", and containing nearly 3 million
gates.
A Built-in Evaluation and Self-Test (BEST) feature is present in each
20 K gate array.
Each processor has 4-16 Mwords (64-bit words)
of static RAM local memory with a memory bandwidth of 8 words per
clock cycle.


\vspace{.1in}
\noindent
The ETA-10 requires only 700 Watts per CPU (i.e., about 200 Watts per
CYBER 205 equivalent).  CPU and memory require 1.6 KWatts.

\vspace{.1in}
\noindent
{\bf Languages:}
\begin{tabbing}
aaa\=bbb\=  \kill
\&gt;    Fortran\\
\&gt;\&gt;       ANSI 77 with vector extensions\\
\&gt;\&gt;       VAST-2 vectorizer can run as precompiler\\
\&gt;\&gt;       32-bit half-precision data type\\
\&gt;\&gt;       Special calls to machine instructions\\
\&gt;\&gt;       Anticipated Fortran 8x array notation\\
\&gt;\&gt;       Automatic vectorization\\
\&gt;\&gt;       Scalar optimization\\
\&gt;\&gt;       Multiprocessing library and directives\\
\&gt;\&gt;       Symbolic debugger\\
\\
\&gt;   C\\
\&gt;\&gt;	  AT\&amp;T compatible\\
\&gt;\&gt;	  Scalar optimization\\
\&gt;\&gt;	  Symbolic debugger\\

\end{tabbing}
\vspace{.1in}
\noindent
{\bf Performance:}
44 configurations in the product line. The specifications 
for each model are given in the table below:

\vspace{.15in}
\begin{center}
\begin{tabular}{c r c r r r}
Model &amp; Cycle time &amp; Processors  &amp; Peak &amp; Shared Memory &amp; LINPACK \\
G     &amp; 7 nsec     &amp; 2-8              &amp; 10.3 Gflops      &amp; 2 Gbytes &amp; 93 Mflops \\
E &amp; 10.5 nsec &amp; 1-8 &amp; 6.9 Gflops &amp; 2 Gbytes &amp; 62 Mflops \\
Q &amp; 19 nsec &amp; 1-2 &amp; 947 Mflops &amp; 512 Mbytes &amp; 34 Mflops\\
P &amp; 24 nsec &amp; 1-2 &amp; 750 Mflops &amp; 512 Mbyte &amp; 27 Mflops 
\end{tabular}
\end{center}
\vspace{.15in}


\vspace{.1in}
\noindent
Some CFD customer benchmarks have rated the 10.5 nsec machine at
11 times the performance of a single-processor CRAY X-MP when
32-bit working is used on the ETA-10.

\vspace{.1in}
\noindent
{\bf Status:}
Over 40 machines installed by year end 1988,
with approximately 30 at customer sites.
Large liquid-cooled models are installed at
Florida State University, the German
Weather Service, the John von Neumann Center at Princeton, U.K. Met.,
Tokyo Institute of Technology, and the Minnesota Supercomputer Center.
The Tokyo Institute machine is the first 8-processor supercomputer installed
anywhere in the world.

\vspace{.1in}
\noindent
Cost:
The ETA 10 product line ranges in price from under \$1M
to \$22M.
A four-processor Model G (7 nsec) with 64 Mwords of shared memory
and 15 Gbytes of disk is priced at around \$14M.
An ETA 10-P (24-nanosec)  with disks and software costs \$995,000.
A special program is available for universities for 21-nanosec ETA-10P
systems at the \$995,000 price.
Future developments expected are increased memory capacities, faster CPUs,
additional standard networks, and higher speed peripherals.

\vspace{.1in}
\noindent
{\bf Contact:}
\vspace{.1in}
\begin{flushleft}
ETA Systems, Incorporated\\
1450 Energy Park Drive\\
St. Paul, MN  55108\\
612-642-3400\\
\vspace {.1in}

\end{flushleft}
</pre></body></html>