

#### DESCRIPTION

The ES1988 Allegro<sup>™</sup> PCI audio-modem accelerator combines advanced audio and modem functionality in a highly integrated PCI solution. Utilizing one PCI load, the ES1988 provides a two chip audio-modem solution with digital interface capability to an AC'97 CODEC in the dock (a.k.a. digital docking). The ES1988 is designed to provide a low cost, high-performance solution for notebook PC applications.

The high-bandwidth PCI bus and an integrated high-fidelity CODEC are utilized to deliver advanced PC audio features, such as DirectSound acceleration, and HRTF 3-D positional audio. The ES1988 implements multi-stream DirectSound and DirectSound3D acceleration with digital mixing, sample rate conversion and HRF 3-D filtering for two speaker 3D positional audio.

The programmable audio signal processor provides support for multiple audio streams. With its built-in DSP core, the ES1988 uses its dedicated DMA engine to handle complex signal processing tasks with a bus-mastering PCI interface. The support functions ensure efficient transfer of audio data streams to and from system memory buffers, providing a system solution with maximum performance and minimal host CPU loading. The architecture enables implementation of communications over the Internet from multiple sources.

The ES1988 maintains full DOS legacy audio compatibility over the standard PCI 2.1 and PCI 2.2 bus. Full DOS game compatibility is ensured through either PC/PCI, Distributed DMA (DDMA), or Transparent DMA (TDMA).

The ES1988 includes an HSP modem interface via its secondary AC-Link connecting with the ES2828 MC'97 CODEC. The MC'97 is used as the analog front end for the modem and DAA control. The ES56 V.90 data/fax/TAM modem runs on the host while the ES1988 serves as the bi-directional buffer for data transmission and reception. The modem functions include the standard AT command set, V.42*bis* and Group 3 Fax.

The ES1988 provides a high-quality docking solution through proven AC-link based digital docking. This is accomplished using only a five wire digital connection. The secondary AC'97 link (extension 2.1 compliant) of the ES1988 interfaces to a secondary AC'97 CODEC in the dock to provide high quality audio in the dock.

The ES1988, which operates at 3.3 volts digitally and 5.0 volts in analog, is compliant with the Advanced Power Management (APM) 1.2, Advanced Configuration and Power Interface (ACPI) 1.0, and PCI Power Management Interface (PPMI) 1.0. The ES1988 supports D0, D1, D2, and D3 (hot and cold) power-saving modes for power efficiency when the audio system is both active and idle. CLKRUN# support is also available.

The ES1988 is available in an industry-standard 100-pin Thin Quad Flat Pack (TQFP) package.

#### AUDIO FEATURES

- High-performance single-chip PCI audio acceleration
- Integrated high-fidelity AC'97 codec
- Multi-stream DirectSound and DirectSound 3D acceleration
- Sensaura CRL Positional 3D
- · High-quality sample rate conversion and digital mixing
- Direct Music support
- Realtime effects processing
- S/PDIF output for PCM or AC-3 content
- Full legacy DOS game support using TDMA, PC/PCI or DDMA hardware implementation methods
- Supports one additional PCI bus master devices
- HSP modem interface via MC'97 link
- Supports wakeup-on-ring
- Digital docking via secondary AC-Link

#### MODEM FEATURES

- Data Mode capabilities:
  - V.90 56K bps
  - V.34 33.6 kbps and fallbacks
  - Standard AT command set
  - V.42 (LAPM) and MNP error correction
  - V.42bis/MNP 5 data compression
  - 3.3 V power supply with 5V-tolerant inputs
- Fax Mode capabilities:
  - ITU-T V.17, V.21 ch2, V.27ter, V.29
  - Group 3 (TIA/EIA 578 Class 1 and Class 2)
- Supports Wakeup On Ring from D3<sub>hot</sub> and D3<sub>cold</sub> states and DAA control

#### POWER MANAGEMENT

- Compliance with APM 1.2, ACPI 1.0, and PPMI 1.1
- Compliance with Intel's "Mobile Power Guidelines '99"
- 3.3 volt digital operation with 5V-tolerant inputs
- 5.0 volt analog operation

#### COMPATIBILITY

- Supports PC DOS games and applications for Sound Blaster and Sound Blaster Pro
- Supports Microsoft<sup>®</sup> Windows<sup>™</sup> SoundSystem<sup>™</sup>
- Meets PC99 and WHQL specifications
- Compliant with Intel's Audio/Modem Riser Card and mini-PCI specifications



# CONTENTS

PINOUT	4
PIN DESCRIPTION	
FUNCTIONAL PIN GROUPING	
BLOCK DIAGRAMS	
FUNCTIONAL DESCRIPTION	12
Audio Subsystems	
Modem Subsystems	
PCI Interface	
Memory Architecture	
ASSP Memory Mapping	
ASSP I/O RAM	
S/PDIF Interface	
Integrated AC'97 Codec	
AC-Link Interface	
Codec Data Output Framing	. 14
Slot 0: Tag	
Slot 1: Command Address Port	14
Slot 2: Command Data Port	15
Slot 3, PCM Playback Left Channel and Slot 4,	
PCM Playback Right Channel	15
Codec Data Input Framing	15
Slot 0: Tag	
Slot 1: Status Address Port	
Slot 2: Status Data Port	15
Slot 3, PCM Record Left Channel and Slot 4,	
PCM Record Right Channel	
Hardware and Master Volume Control	
Peripheral Interfacing	
I <sup>2</sup> S Serial Interface	
I <sup>2</sup> S Serial Interface Software Enable	
I <sup>2</sup> S Serial Interface Timing	
Joystick / MPU-401 Interface	
MPU-401 UART Mode	
Joystick / MIDI External Interface	
DOS Game Compatibility	
ISA DMA	17

DDMA	. 17
ISA IRQ	. 17
Selecting DMA/IRQ Policy	
HSP Modem Operation	. 17
D3cold Wake-Up On Ring	. 18
Ring In Enable	
Data and Fax Modes	. 18
Support for Modem Wakeup	. 19
PCI Configuration Registers	
Legacy-Compatible Audio Registers	. 22
Legacy Audio Support	
ACPI Power Management Registers	. 24
Power Management Registers	. 27
Host Interrupt Registers	. 28
Game Port Control Registers	. 29
Codec Control Registers	. 29
Serial Bus Control Registers	. 30
GPIO Registers	. 32
ASSP Memory Control Registers	. 32
Game Port Address Registers	. 33
MPU-401 Address Registers	. 33
ASSP Clock Control Registers	
Integrated AC'97 Codec Registers - Basic	. 35
Integrated AC'97 Registers - Extended	
Audio AFE	. 39
Vendor Registers	
ASSP DMA Registers	. 40
ELECTRICAL CHARACTERISTICS	. 43
ES1988 RECOMMENDED DC	
OPERATING CONDITIONS	
ES1988 TIMING DIAGRAMS	
MECHANICAL DIMENSIONS	. 49
APPENDIX A: SCHEMATIC EXAMPLES	
APPENDIX B: BILL OF MATERIALS	. 54
ORDERING INFORMATION	. 55

FIGURES

#### FIGURES

Figure 1.	ES1988 Allegro Pinout 4
Figure 2.	ES1988 System Block Diagram10
Figure 3.	ES1988 Device Block Diagram10
Figure 4.	Integrated AC'97 Codec Functional
	Block Diagram13
Figure 5.	The ES1988 Bi-directional
	Data Frame14
Figure 6.	I <sup>2</sup> S Implementation in ES1988
Figure 7.	D3 <sub>cold</sub> Wake-Up On Ring Sequence 17
Figure 8.	Cold Reset 44
Figure 9.	Warm Reset 44



## TABLES

Table 1.	Dual Registers in the
	ES1988 Architecture 11
Table 2.	Memory Address (Input) 12
Table 3.	Memory Address (Output)12
Table 4.	Slot 1 Command Address Bits
	and Functions14
Table 5.	Slot 2 Command Data Bits
	and Functions14
Table 6.	Status Address Port Bit Assignments 15
Table 7.	Status Port Data Bit Assignments 15
Table 8.	I <sup>2</sup> S Interface Pins 16
Table 9.	Fax Modes Supported18

Table 10.	Data Modes Supported 18
Table 11.	Supported Legacy Audio Addresses22
Table 12.	Master Volume Control Bits 34
Table 13.	PC Beep Volume Attenuation
Table 14.	Analog Mixer Input Volume Gain
Table 15.	Record Mixer Output Volume Gain
Table 16.	Absolute Maximum Ratings 42
Table 17.	DC Operating Condition 42
Table 18.	Digital Characteristics 42
Table 19.	ES1988 Analog Characteristics 43
Table 20.	Power Management Characteristics 44





#### PINOUT



Figure 1 ES1988 Allegro Pinout

PIN DESCRIPTION



Name	Number	I/O	Description	
C/BE[3:0]#	1, 13, 20, 30	I/O	PCI command/byte enable. During address phase of a transaction, these pins define the bus command. During data phase, these pins define the byte enable.	
IDSEL	Ι		ID Select. When pin 2 is configured as a multifunction pin (see pin 2 note), IDSEL is selected internally to AD24.	
R0#		Ι	PCI bus request 0 input from external PCI master device. RO# is enabled by setting the PCIx2 arbiter bit PCI 58h $[0] = 1$ . Select RO# from pin 2 by setting PCI 58h $[10] = 1$ , and pin 2 must be configured as a multifunction pin (see pin 2 note). Either pin 2 or pin 52 may be used for R0#.	
SPDIFO	2	0	S/PDIF Output. Enable SPDIFO by setting PCI 53h [0] = 1. Select SPDIFO from pin 2 by setting PCI 58h [1] = 1, and pin 2 must be configured as a multifunction pin (see pin 2 note). Either pin 2 or pin 54 may be used for SPDIFO.	
PCREQ#		0	PC/PCI request output. Enable PCREQ# by setting PCI 50h [10:8] = 010. Pin 53 is used as PCREQ# when configured as an audio-only device. PCREQ# can only be used from pin 2 when the ES1988 is configured as a multifunction device (see pin 60 note). Pin 2 must be configured as a multifunction pin (see pin 2 note).	
(note)			Pin 2 is configured as a multifunction pin when pin 85 is pulled low. This will allow for additional use of this pin for RO#, SPDIFO, or PCREQ#. If pin 85 is open or pulled high, then pin 2 may only be used as IDSEL.	
GND	3, 21, 40, 89	Ι	Digital ground	
AD[31:0]	93:100, 4:11, 22:29, 31:38	I/O	Address and data lines from the PCI bus	
VCC	12, 41, 90		Digital supply voltage, 3.3V	
FRAME#	14	I/O	Cycle frame	
IRDY#	15	I/O	Initiator ready	
TRDY#	16	I/O	Target ready	
DEVSEL#	17	I/O	Device select	
STOP#	18	I/O	Stop transaction	
PAR	19	I/O	Parity	
CLKRUN#	20	I/O	CLKRUN#, is I/O pin for PCI Clock status and an output to start or accelerate clock function by enabling PCI 52h [11] = 1.	
ECS	39	0	Chip select output to EEPROM chip select input. ECS is active after power-on reset and goes inactive automatically after EEPROM cycle is complete.	
GD[0]	42	I/O	Game port data Input/Output	
GD[1]		I/O	Game port data Input/Output	
EDOUT	43	0	Data output to EEPROM data input. EDOUT goes active after power-on reset and goes inactive automatically after EEPROM cycle is complete.	
GD[2]		I/O	Game port data Input/Output	
EDIN		Ι	Data input from EEPROM data output. EDIN goes active after power-on reset and goes inactive automatically after EEPROM cycle is complete.	
VOLUP#	44 I		Hardware volume control (volume up). Used in combination with pin 45 (VOLDN#). Hardware volume control is enabled by setting PCI 52 [7] = 1. Pins 44:45 is selected for hardware volume control by setting PCI 52h [5] = 1. Pins 53:54 may also be used for hardware volume control.	

#### **ES1988 ALLEGRO DATA SHEET**



Name	Number	I/O	Description
GD[3]		I/O	Game port data Input/Output
ECLK		0	Clock output to EEPROM clock input. ECLK goes active after power-on reset and goes inactive automatically after EEPROM cycle is complete.
VOLDN#	45	I	Hardware volume control (volume down). Used in combination with pin 44 (VOLUP#). Hardware volume control is enabled by setting PCI 52 [7] = 1. Pins 44:45 is selected for hardware volume control by setting PCI 52h [5] = 1. Pins 53:54 may also be used for hardware volume control.
GD[4]	46	Ι	Game port data input
GD[5:7]	47:49	I	Game port data input
GPIO[13:15]	47.49	I/O	General purpose input/output
I2SCLK		I	$I^2S$ serial clock input. $I^2S$ input is enabled by setting Allegro_Base+37h [15] = 1.
SIRQ#	50	I/O	Serial interrupt request. Optional PC/PCI system implementation. Serial IRQ is enabled by setting PCI 40h [14] = 1.
GPIO4		I/O	General purpose input/output
I2SLR		I	$I^2S$ frame sync input. $I^2S$ input is enabled by setting Allegro_Base+37h [15] = 1.
GTO#		0	Grant to PCI master. GTO# is enabled by setting PCIx2 arbiter bits PCI 58h $[0] = 1$ and PCI 58h $[11] = 1$ . Select GT0#/GSO from pin 51 by enabling PCI 58h $[10] = 0$ . Pin 63 may also be used as GT0#/GSO.
GSO	51	0	Grant select 0 output to control external quick switch to grant PCI master phase. GSO is enabled by setting PCIx2 arbiter bit PCI 58h $[0] = 1$ and PCI 58h $[11] = 0$ . Select GS0/GT0# from pin 51 by enabling PCI 58h $[10] = 0$ . Pin 63 may also be used as GT0#/GSO.
GPIO5		I/O	General purpose input/output
I2SDATA		I	$I^2S$ data input. $I^2S$ input is enabled by setting Allegro_Base+37h [15] = 1.
R0#	52	I	PCI bus request 0 input from external PCI master device. RO# is enabled by setting the PCIx2 arbiter bit PCI 58h [0] = 1. Select R0# from pin 52 by enabling PCI 58h [10] = 0. Either pin 2 or pin 52 may be used for R0#.
GPIO6		I/O	General purpose input/output
MC_97DI		I	Modem CODEC data input. Enabled by setting Allegro_Base+38h [3] = 1.
PCREQ#		0	PC/PCI request output. Enable PCREQ# by setting PCI 50h [10:8] = 010. Pin 53 is used as PCREQ# when configured as an audio-only device. PCREQ# can only be used from pin 2 when configured as a multifunction device (see pin 60 note).
VOLUP#	53	I	Hardware volume control (volume up). Used in combination with pin 54 (VOLDN#). Hardware volume control is enabled by setting PCI 52 [7] = 1. Pins 53:54 is selected for hardware volume control by setting PCI 52h [5] = 0. Pins 44:45 may also be used for hardware volume control.
GPIO7		I/O	General purpose input/output



Name	Number	I/O	Description	
PME#		0	PME# output to wake up the system. PME is enabled by setting the PME_EN bit (PCI C5h [0] = 1).	
SPDIFO	0		S/PDIF Output. Enable SPDIFO by setting PCI 53h [0] = 1. Select SPDIFO from pin 54 by setting PCI 58h [1] = 0. Either pin 2 or pin 54 may be used for SPDIFO.	
PCGNT#	54	I	PC/PCI grant input. Enable PC/PCI by setting PCI 50h [10:8] = 010. Select PCGNT# from pin 54 by setting Allegro_Base+58h [6] = 1. Either pin 54 or pin 63 may be used for PCGNT#.	
VOLDN#		I	Hardware volume control (volume down). Used in combination with pin 53 (VOLUP#). Hardware volume control is enabled by setting PCI 52 [7] = 1. Pins 53:54 is selected for hardware volume control by setting PCI 52h [5] = 0. Pins 44:45 may also be used for hardware volume control.	
VAUX	55	I	3.3 volt V <sub>AUX</sub> voltage supply input. If V <sub>AUX</sub> is not supported, then V <sub>AUX</sub> (pin 55) should be connected to VCC and V <sub>AUXD</sub> (pin 62) should be pulled down.	
SDI2	56	I	External AC-link serial data input. Select secondary Codec by enabling Allegro_Base+38h [5] = 1.	
GPIO8		I/O	General purpose input/output	
OSCI	57	Ι	49.152 MHz crystal input	
OSCO	58	0	49.152 MHz crystal output	
SRESET2#	59 O		Reset output for AC-Link interface. Select secondary Codec by enabling Allegro_Base+38h [5] = 1.	
GPIO3			General purpose input/output	
SDFS2		0	Serial data frame sync output for AC-Link interface. Select secondary Codec by enabling Allegro_Base+38h [5] = 1.	
GPIO9	60	I/O	General purpose input/output	
(note)	60		If a pull-down resistor is used on this pin, the ES1988 is configured as a multifunction device (audio-modem). Otherwise, the ES1988 is configured as a single function audio-only device.	
SCLK2	61	0	Serial clock for AC-link interface. Select secondary Codec by enabling Allegro_Base+38h [5] = 1.	
GPIO10		I/O	General purpose input/output	
SDO2		0	External AC-link serial data output. Select secondary Codec by enabling Allegro_Base+38h [5] = 1.	
GPIO11		I/O	General purpose input/output	
VAUXD	62 I		$V_{AUX}$ detect. During the reset period, the $V_{AUXD}$ pin is driven high to indicate ACPI support in the D3 <sub>cold</sub> state, and is driven low to indicate ACPI is not supported in the D3 <sub>cold</sub> state. If $V_{AUX}$ is not supported, then $V_{AUX}$ (pin 55) should be connected to VCC and $V_{AUXD}$ (pin 62) should be pulled down.	



Name	Number	I/O	Description	
PCGNT#	1		PC/PCI grant input. Enable PC/PCI by setting PCI 50h [10:8] = 010. Select PCGNT# from pin 63 by setting Allegro_Base+58h [6] = 0. Either pin 54 or pin 63 may be used for PCGNT#.	
GT0#	63	0	Grant to PCI master. GTO# is enabled by setting PCIx2 arbiter bits PCI 58h $[0] = 1$ and PCI 58h $[11] = 1$ . Select GT0#/GSO from pin 63 by enabling PCI 58h $[10] = 1$ . Pin 51 may also be used as GT0#/GSO.	
GS0		0	Grant select 0 output to control external quick switch to grant PCI master phase. GSO is enabled by setting PCIx2 arbiter bit PCI 58h [0] = 1 and PCI 58h [11] = 0. Select GS0/GT0# from pin 63 by enabling PCI 58h [10] = 1. Pin 51 may also be used as GT0#/GSO.	
GPIO12		I/O	General purpose input/output	
PC_BEEP	64	I	PC Speaker input	
PHONE	65	I	Mono input	
CD_L	66	I	CD-audio input: left channel	
CD_GND	67	I	CD-audio input: ground	
CD_R	68	I	CD-audio input: right channel	
MIC	69	I	Microphone input	
LINE_IN_L	70	I	Line input: left channel	
LINE_IN_R	71	I	Line input: right channel	
AVDD[2:1]	83, 72	I	Analog supply voltage, 5V	
AVSS[2:1]	82, 73	I	Analog ground	
VREF	74	0	Reference voltage	
AFILT[2:1]	76:75	0	Anti-aliasing filter cap for the ADC channel	
CAP[2:1]	78:77	0	ADC and DAC reference caps	
LINE_OUT_L	79	0	Line output: left channel	
LINE_OUT_R	80	0	Line output: right channel	
MONO_OUT	81	0	Mono output	
RXD		I	MIDI receive data input. Enable MIDI I/O (MPU-401 I/O) by setting PCI 40h [3] = 1.	
GPIO1	84	I/O	General purpose input/output	
TXD		0	MIDI transmit data output. Enable MIDI I/O (MPU-401 I/O) by setting PCI 40h [3] = 1.	
GPIO2		I/O	General purpose input/output	
(note)	85		If a pull down resistor is used on this pin, then pin 2 is enabled for multifunctionality (IDSEL, RO#, SPDIFO, and PCREQ#). Otherwise, pin 2 may only be used for IDSEL.	
RST#	86	I	PCI reset input	
INT#	87	0	Interrupt request output	
PCICLK	88	I	PCI bus clock input	
GNT#	91	I	Bus master grant input	
REQ#	92	0	Bus master request output	

STRAPPING OPTIONS



## **STRAPPING OPTIONS**

Pin number	Strapping	Description		
	low	ES1988 is configured as a multifunction device (audio-modem).		
Pin 60 (SDFS2/GPIO9)	open or high	ES1988 is configured as a single function device (audio only).		
	low	ES1988 does not support $V_{AUX}$ (D3 cold "Wake Up on Ring").		
Pin 62 (SDO2/GPIO11/VAUXD)	high	ES1988 supports V <sub>AUX</sub> (D3 cold "Wake Up on Ring").		
	low	Pin 2 is in multifunction mode. See Pin Description for Pin 2.		
Pin 85 (GPIO2/TXD)	open or high	Pin 2 is only being used for ID Select.		

## **Typical Configurations**

Application	Pin number	Strapping	Description
	60	open or high	Design is audio only. Single PCI configuration space is available. Function 0 with device ID 1988h.
Audio Only	62	low	Design does not support "Wake Up on Ring". Pin 55 (VAUX) is connected to VCC.
Design		open or high	Pin 2 is used for ID Select.
	85	low	Pin 2 is used for multifunction. ID Select is configured through AD24. Pin 2 may be used for PCREQ#, S/PDIF output, or RO#
Audio - Modem Designs	60	low	Design is an audio-modem combo. Two PCI configurations are available with separate device ID's (audio: function 0 with device ID 1988h, modem: function 1 with device ID 1989h).
	62	high	Design supports "Wake Up on Ring" through V_{AUX}. Pin 55 (VAUX) is connected to V_{AUX}.
		low	Design does not support "Wake Up on Ring". Pin 55 (VAUX) is connected to VCC.
		open or high	Pin 2 is used for ID Select.
	85	low	Pin 2 is used for multifunction. ID Select is configured through AD24. Pin 2 may be used for PCREQ#, S/PDIF output, or RO#



## **FUNCTIONAL PIN GROUPING**

Function	Pins	Pin Number
AC-Link Interface Pins: Digital Docking	SDI2*	56
	SRESET2*	59
	SDFS2*	60
	SCLK2*	61
	SDO2*	62
AC-Link Interface Pins: MC'97 CODEC	MC97_DI*	53
	SRESET2*	59
	SDFS2*	60
	SCLK2*	61
	SDO2*	62
ACPI / V <sub>AUX</sub> Pins	PME#*	54
	V <sub>AUX</sub>	55
	V <sub>AUXD</sub> *	62
Audio Interface Pins	SPDIFO* (Digital)	2, 54
	I2SDATA* (Digital)	52
	PCBEEP (Analog)	64
	PHONE (Analog)	65
	CD_L (Analog)	66
	GD_GND (Analog)	67
	CD_R (Analog)	68
	MIC (Analog)	69
	LINE_IN_L (Analog)	70
	LINE_IN_R (Analog)	71
	LINE_OUT_L (Analog)	79
	LINE_OUT_R (Analog)	80
	MONO_OUT (Analog)	81
	RxD* (MIDI)	84
	TxD* (MIDI)	85
Bus Master Interface Pins	RO#	2, 52
	GTO#/GSO	51, 63
Clock and Generation Pins	CLKRUN#*	39
	ECLK*	45
	I2SCLK*	50
	OSCI	57
	OSCO	58
	SCLK2*	61
	PCICLK	88

#### ES1988 ALLEGRO DATA SHEET

FUNCTIONAL PIN GROUPING



Function	Pins	Pin Number
DAA/Speakerphone Interface Pins	PHONE	65
	MIC	69
	LINE_OUT_L	79
	LINE_OUT_R	80
	MONO_OUT	81
EEPROM Interface Pins	ECS *	39
	EDOUT *	43
	EDIN *	44
	ECLK *	45
Gameport Interface Pins	GD0*	42
	GD1*	43
	GD2*	44
	GD3*	45
	GD4	46
	GD5*	47
	GD6*	48
	GD7*	49
General-Purpose I/O Pins	GPIO1 *	84
	GPIO2 *	85
	GPIO3 *	59
	GPIO4 *	50
	GPIO5 *	51
	GPIO6 *	52
	GPIO7 *	53
	GPIO8 *	56
	GPIO9 *	60
	GPIO10 *	61
	GPIO11 *	62
	GPIO12 *	63
	GPIO13 *	47
	GPIO14 *	48
	GPIO15 *	49
Hardware Volume Interface Pins	VOLUP#*	44, 53
	VOLDN#*	45, 54
I <sup>2</sup> S Interface Pins	I2SCLK*	50
	I2SLR*	51
	I2SDATA*	52



Function	Pins	Pin Number
PCI Bus Interface Pins	IDSEL	2
	AD[31:0]	93:100, 4:11, 22:29,31:38
	C/BE[3:0]#	1,13, 20 ,30
	FRAME#	14
	IRDY#	15
	TRDY#	16
	DEVSEL#	17
	STOP#	18
	PAR	19
	CLKRUN#	39
	RST#	85
	INT#	86
	PCICLK	88
	GNT#	91
	REQ#	92
PC/PCI Interface Pins	PCREQ#	2, 53
	SIRQ#	50
	PCGNT#	54, 63
Power and Ground Pins	VCC (3.3V digital supply voltage)	12, 41, 90
	AVDD[2:1] (5.0V analog supply voltage)	72, 83
	V <sub>AUX</sub>	55
	VREF	74
	GND (digital ground)	3, 21, 40, 89
	AVSS[2:1] (analog ground)	73, 82
S/PDIF Interface Pins	SPDIFO*	2, 54

\* These pins share more than one function.

12

BLOCK DIAGRAMS

#### **BLOCK DIAGRAMS**



Chip definitions: ES1988 Allegro: 100-pin PCI audio-modem accelerator ES2828: single 16-bit modem CODEC





#### Allegro





#### FUNCTIONAL DESCRIPTION

The ES1988 Allegro PCI audio accelerator is a single-chip audio-modem solution. The ES1988 provides a flexible audio-modem I/O interface to both an audio subsystem and a HSP modem subsystem while serving as a bidirectional buffer for data transmission and reception. The ES1988 also incorporates both an integrated AC'97 Codec and a AC'97 Extension 2.1 compliant link to interface with a secondary, external AC'97 Codec and/or an MC'97 compliant modem AFE. This allows the system integetrator to integrate features of on-system high performance audio and modem, with digital docking capabilities while using only a single PCI load.

The ES1988 includes the following subsystems:

#### **Audio Subsystems**

- AC'97 Compliant Audio Codec all analog input and outout interconnect via the embedded Codec.
- AC'97 Link provides interface to an external, secondary Codec and/or an MC'97 compliant Codec.
- **ASSP** -- FM emulation, sample rate conversion, digital mixing, 3D audio and special effects are performed by the embedded asynchronous specific signal processor.
- **Dual game port** integrated dual game port for two joysticks.
- **EEPROM Interface** serial port connection from an EEPROM for Subsystem ID and Subsystem Vendor ID.
- **FIFO** RAM for a 128-word FIFO data buffer as memorymapped I/O for I/O processing.
- Hardware volume control 2 pushbutton inputs with internal pull-up devices for up/down/mute that can be used to adjust the master volume control.

The mute input is defined as the state when both up and down inputs are low simultaneously.

- I<sup>2</sup>S Zoom Video serial port supports sample rates up to 48 kHz for MPEG audio.
- MPU-401 serial port asynchronous serial port for MIDI devices such as a music keyboard input.
- Oscillator circuitry to support an external crystal.
- PCI bus interface provides interface to 3.3 volt PCI bus signals. The PCI 2.2 compliant interface supports bus master/slave.
- Record source and input volume control input source and volume control for recording. The recording source can be selected from one of four choices:

- Aux 1 (CD-audio)
- Line In
- Mic In
- Phone

#### **Modem Subsystems**

- ACPI-compliant power management controller
- Analog and digital sigma-delta modulators
- ADC and DAC signal channels
- Anti-aliasing filters
- Decimation FIR filter
- Interpolation IIR filter

#### **PCI Interface**

The ES1988 audio accelerator features a number of dedicated registers for handling of audio data and for handling modem data during an online session and for power management. These registers include dual PCI configuration registers and power management registers.

The setting of bit 7 of the Header Type register at index OEh determines how the PCI configuration space of the ES1988 shall be used. Set at 0, the ES1988 is a singlefunction, audio-only device. Set at 1, however, the ES1988 becomes a multi-function audio-modem device for combo configurations. When configured as a multifunction device, the audio and modem sections will have their own PCI configuration registers.

Table 1 lists the dual sets of registers.

Table 1 Dual Registers in the ES1988 Architecture

Dual Register Name	Register Index	
PCI Configuration Register		
ES1988 I/O Space Base Address	10h,11h (R/W)	
Interrupt Line	3Ch (R/W)	
Power Management		
Next-Item Pointer	C1h (R)	
Power Management Capabilities	C2h, C3h (R)	
Power Management Control/Status	C4h (R)	
PME Control	C5h (R/W)	

FUNCTIONAL DESCRIPTION



#### **Memory Architecture**

The ES1988 includes 3K x 16 words of on-chip program RAM and 3K x 16 words of on-chip data RAM in its Application Specific Signal Processor (ASSP) module, which serves as the device's program and data memory. Additionally, the ES1988 contains a 128-word RAM as memory-mapped I/O for I/O processing.

Figure 1 details the Allegro memory architecture.



#### **ASSP Memory Mapping**

The Allegro uses the following data and program memory maps:

- Program Memory
   0h BFFh (3K SRAM)
- Data Memory
   500h 5FFh (I/O SRAM)

1000h - 1 BFFh (3K SRAM)

2000h - 2BFFh (3K logical SRAM for FM)

#### ASSP I/O RAM

In the Allegro, the 128 x 16 I/O RAM is implemented by ping-pong buffer to reduce interrupt latency. The ASSP can read from I/O port 8014h to determine which bank is available. Bit 3 means the 48K Even bank status, while Bit 7 means  $I^2S$  Even bank status. If the relative bit is 1, the Odd bank is available. If the relative bit is 0, the Even bank is available. The ASSP can read data in from either the  $I^2S$  or AC-Link at the addresses listed in Table 2.

Table 2 Mer	mory Address	(Input)
-------------	--------------	---------

Even Bank	Odd Bank	Signal Name
0500 ~ 0503	0540 ~ 0543	ADC left
0504 ~ 0507	0544 ~ 0547	ADC right
0508 ~ 050b	0548 ~ 054b	docking ADC left
050c ~ 050f	054c ~ 054f	docking ADC right
0510 ~ 0513	0550 ~ 0553	I <sup>2</sup> S_L
0514 ~ 0517	0554 ~ 0557	I <sup>2</sup> S_R

The ASSP can write data out to either the AC-Link or S/PDIF at the addresses listed in Table 3.

#### Table 3 Memory Address (Output)\_

Even Bank	Odd Bank	Signal Name
0520 ~ 0523	0560 ~ 0563	DAC_L (slot 3)
0524 ~ 0527	0564 ~ 0567	DAC_R (slot 4)
0528 ~ 052b	0568 ~ 056b	Center (slot 6)
052c ~ 052f	056c ~ 056f	L SUR (slot 7)
0530 ~ 0533	0570 ~ 0573	R_SUR (slot 8)
0534 ~ 0537	0574 ~ 0577	LFE_SUR (slot 9)
0538 ~ 053b	0578 ~ 057b	S/PDIF L
053c ~ 053f	057c ~ 057f	S/PDIF R

#### S/PDIF Interface

The ES1988 allows the designer a choice in routing the S/PDIF output to either pin 2 or pin 54 (pin 54 is the default pin). To select SPDIFO at pin 2, GPIO9 pin 85 is pulled down and the SPDIFO bits (Allegro Configuration B, register 53h, Bit [0] = 1 and User Configuration A, register 58h, Bit [1] = 1) are enabled.

The S/PDIF output of the ES1988 transfers audio data in a digital format linked to the data's sampling rate. Each left or right channel of digital data is transferred in a 32-bit subframe, with two subframes making up one frame of data transferred at the 48 kHz sample rate.

Each channel's subframe consists of a single 2's complement digital sample up to 20 bits wide in conjunction with 12 bits of control data. 192 frames of data make up a single data block.



The S/PDIF output works in conjuction with several control/status registers located in the I/O space of the ASSP core. These registers control the functionality of the interface as well as transfer the non-audio data located in the S/PDIF data stream to and from the DSP.

#### Integrated AC'97 Codec

The integrated AC'97 Codec in the ES1988 integrates a low-pass continuous anti-aliasing filter, a 16-bit resolution analog-to-digital converter (ADC), and a 16-bit digital-to-analog converter. Figure 4 presents a block diagram of its composition.



Figure 4 Integrated AC'97 Codec Functional Block Diagram

The major functions of the integrated AC'97 Codec include A/D and D/A conversion of modem/voice signal data and to provide the interface and control logic to transfer data between its serial I/O terminals and Allegro. The integrated AC'97 Codec consists of ADC and DAC signal processing channels and the associated digital controls for each channel. The two channels operate synchronously so that data reception at the ADC channel and data transmission from the DAC channel occur during the same time interval.

#### **AC-Link Interface**

The additional AC-Link of the ES1988 is a bi-directional, fixed rate serial PCM digital stream that handles both multiple input and output data streams and control register accesses using a time division multiplexed scheme.

#### **Codec Data Output Framing**

The ES1988 AC-Link architecture supports five outgoing data streams, each with 20-bit sample resolution. Specifically, Slots 0, 1, 2, 3, and 4 as defined by the AC'97 Rev. 2.1 spec are supported and comprise the ES1988 SDATA\_OUT bi-directional data frame.

Figure 5 shows the output and input frames supported by the integrated AC'97 Codec.



Figure 5 The ES1988 Bi-directional Data Frame

#### Slot 0: Tag

Within Slot 0, the first bit is a global bit that flags the validity for the entire data frame. If the valid frame bit is a 1, the current data frame contains at least one slot time of valid data. The next five bit positions sampled indicate which of the corresponding five time slots contain valid data.

#### Slot 1: Command Address Port

The command address port controls features and monitors status of AC'97 functions. The command address port bit assignments are listed in Table 4.

Bit	Function	Description	
19	Read/Write command	1 = read; 0 = write	
18:12	Control Register Index	64 16-bit locations, addressed on even byte boundaries.	
11:0	Reserved	Stuffed with zeroes.	

FUNCTIONAL DESCRIPTION



#### Slot 2: Command Data Port

The command data port delivers 16-bit control register write data in the event the current command port operation is a write cycle. If the current command port operation is a read cycle, the entire time slot must be stuffed with zeros by the digital controller. The command data port bit assignments are listed in Table 5.

Bit	Function	Description
19:4	Control Register Write Data	Stuffed with zeroes if current operation is a read.
3:0	Reserved	Stuffed with zeroes.

# Slot 3, PCM Playback Left Channel and Slot 4, PCM Playback Right Channel

Audio output frame slot 3 is the composite digital audio left playback stream. Audio output frame slot 4 is the composite digital audio right playback stream. In a typical "games compatible" PC, this slot is composed of standard PCM (\*.wav) output samples digitally mixed with music synthesis output samples. If a sample stream of resolutions less than 20 bits is transferred, the Allegro stuffs all trailing non-valid bit positions within this time slot with zeros.

#### **Codec Data Input Framing**

The ES1988 AC-Link architecture supports five incoming data streams with 20-bit sample resolution. Specifically, Slots 0, 1, 2, 3 and 4 as defined by the AC'97 Rev. 2.1 spec are supported and comprise the ES1988 SDATA\_IN bidirectional data frame.

#### Slot 0: Tag

Within Slot 0, the first bit is a global bit that flags whether the integrated AC'97 Codec is in the Codec Ready state or not. If the Codec Ready bit is a 0, the integrated AC'97 Codec is not ready for normal operation. This condition is normal following the deassertion of power on reset, for example, while the Allegro's voltage references settle.

When the Codec Ready bit is a 1, the Control and Status Registers and the AC-Link are fully operational. The ES1988 must then further probe the Powerdown Control/Status register to determine if any further subsections, if any, are ready.

Before putting the integrated AC'97 Codec into operation, the ES1988 polls the first bit in the data input frame to ensure the integrated Codec registers have gone Codec Ready. Once the integrated Codec registers are Codec Ready, the next five bit positions sampled by the ES1988 indicate which of the corresponding slots are assigned to input data streams, and that they contain valid data.

A new data frame begins with a low to high transition of SYNC. SYNC is synchronous to the rising edge of BIT\_CLK. On the immediately following falling edge of BIT\_CLK, the integrated Codec samples the assertion of SYNC.

This falling edge marks the time when both sides of AC-Link are aware of the start of a new data frame. On the next rising of BIT\_CLK, the integrated Codec transitions SDATA\_IN into the first bit position of Slot 0 (Codec Ready bit). Each new bit position is presented to AC-Link on a rising edge of BIT\_CLK.

#### Slot 1: Status Address Port

The status address port controls features and monitors status of AC'97 functions.

The status address port bit assignments are listed in Table 6.

	8		
Bit	Function	Description	
19	Reserved	Stuffed with zeroes.	
18:12	Control Register Index	Echo of register index for which data is being returned.	
11:2	SLOTREQ bits	Refer to Appendix A of the AC'97 Component Spec.	
1:0	Reserved	Stuffed with zeroes.	

Table 6 Status Address Port Bit Assignments

#### Slot 2: Status Data Port

The command data port delivers 16-bit control register read data in the event the current command port operation is a write cycle. If the current command port operation is a read cycle, the entire time slot must be stuffed with zeros by the digital controller. The status data port bit assignments are listed in Table 7.

Table 7	Status Por	t Data Bit	Assignments
---------	------------	------------	-------------

Bit	Function	Description					
19:4	Control Register Read Data	Stuffed with zeroes if tagged invalid.					
3:0	Reserved	Stuffed with zeroes.					



# Slot 3, PCM Record Left Channel and Slot 4, PCM Record Right Channel

Audio input frame slot 3 is the left channel output of AC'97's input mux, post-ADC. Audio input frame slot 4 is the right channel output of AC'97's input mux, post-ADC. AC'97 ships out its ADC output MSB first. There are no non-valid bit positions.

#### Hardware and Master Volume Control

Two external pins, VOLUP# and VOLDN#, can be connected to external momentary switches to ground to implement hardware master volume controls. Pressing one of these buttons produces a low signal to one of the inputs and thereby changes the master volume.

MUTE is emulated by the state where both VOLUP# and VOLDN# inputs are low simultaneously. The up and down buttons produce a single step change in volume when they are first pressed. If these buttons are held down, they enter a fast-scrolling mode. The two inputs have debounce circuitry within the ES1988. Hold each input low or high for it to be recognized as a valid button press. A software option allows the debounce time to be reduced.

The two inputs have debounce circuitry within the ES1988. Setting bits 6 and 7 in the Allegro Configuration B register at index 52h/53h enables hardware volume control and the reduced debounce feature. The ES1988 also includes the option to select from two pairs of VOLUP# and VOLDN# pins via bit 5 of the User Configuration B register at index 52h. Setting bit 5 at 1 enables the VOLUP# and VOLDN# inputs to be routed to pins 53 and 54. Setting bit 5 at 0 enables the inputs to be re-routed to pins 44 and 45.

#### **Peripheral Interfacing**

#### I<sup>2</sup>S Serial Interface

The I<sup>2</sup>S input pins I<sup>2</sup>SDATA, I<sup>2</sup>SCLK, and I<sup>2</sup>SLR are used for a serial interface to an external device and are multiplexed with other functions. Refer to Table 8 for a description of the I<sup>2</sup>S interface pins. Set bit 15 of the Allegro\_Base+37h register to 1 to enable the I<sup>2</sup>S input pins. A typical application of the I<sup>2</sup>S serial interface is MPEG audio. See Figure 6.



Figure 6 I<sup>2</sup>S Implementation in ES1988

Table 8	I <sup>2</sup> S Interface Pins
---------	---------------------------------

Pin	Description
I <sup>2</sup> SDATA	Serial data for I <sup>2</sup> S interface. This pin has an internal pull-down to GNDD.
I <sup>2</sup> SCLK	Serial shift clock for I <sup>2</sup> S interface. This pin has an internal pull- down to GNDD.
I <sup>2</sup> SLR	Left/Right signal for I <sup>2</sup> S interface. This pin has an internal pull- down to GNDD.

#### I<sup>2</sup>S Serial Interface Software Enable

Bit 0 of mixer register 7Fh enables the data bus connection to the  $I^2S$  interface.

#### I<sup>2</sup>S Serial Interface Timing

Three signals are used for I<sup>2</sup>S:

- I<sup>2</sup>SCLK The shift clock. The maximum rate is 6.4 MHz. The minimum number of I<sup>2</sup>SCLK periods per I<sup>2</sup>SLR period is 32. Any number greater than or equal to 32 is acceptable.
- I<sup>2</sup>SLR Sample synchronization signal. The maximum sample rate is 50 kHz.

I<sup>2</sup>SDATA Serial data.

Within the ES1988,  $I^2$ SLR and  $I^2$ SDATA are sampled on the rising edge of  $I^2$ SCLK.

FUNCTIONAL DESCRIPTION



#### Joystick / MPU-401 Interface

#### MPU-401 UART Mode

There is one MIDI interface in the ES1988, an MPU-401 "UART mode" compatible serial port.

#### Joystick / MIDI External Interface

The joystick portion of the ES1988 reference design is identical to that on a standard PC game control adaptor or game port. The PC compatible joystick can be connected to a 15-pin D-sub connector. It supports all standard PC joystick-compatible software. If the system already has a game card or port, remove the game card.

#### **DOS Game Compatibility**

#### **ISA DMA**

To emulate ISA DMA on the PCI bus, the ES1988 can employ three different protocols:

TDMA	Transparent DMA, a chipset independent mechanism
DDMA	Distributed DMA, must be supported by the PCI chipset
PC/PCI DMA	PC to PCI DMA, must be supported by the PCI chipset

Once one of the three DMA protocols is set up, the ES1988 is seen as an ISA device.

#### TDMA

In TDMA, the ES1988 snoops PCI bus transactions to a legacy DMA controller device then performs a PCI bus master transaction to complete DMA.

#### DDMA

In DDMA, the central resource (PCI chipset) includes a DMA remap engine. All transactions to legacy DMACs are remapped to each client (such as the ES1988) by the remap engine. The ES1988 then performs a PCI bus master transaction.

#### PC/PCI DMA

In PC/PCI DMA, the central resource (PCI chipset) performs PC/PCI cycles, which use sideband signals to the standard PCI bus. The ES1988 then acts as a slave device during DMA.

#### ISA IRQ

The ISA IRQ is edge triggered while PCI IRQ is level sensitive. By configuring the IRQ policy bits in PCI Configuration register 50h, the ES1988 can emulate ISA IRQ. Setting bit 15 of Legacy Audio Control register (index 40h) to 0 allows the ES1988 to decode legacy audio addresses.

#### Selecting DMA/IRQ Policy

Because PCI chipsets do not all support the same DMA protocols, DMA policy should be selected according to the chipset in use. To find out which DMA policy to use, contact your ESS FAE. DMA policy is configured in PCI Configuration register 50h, bits [10:8].

#### **HSP Modem Operation**

The Allegro is configureable to function as an HSP modem device, precluding the need for an external DSP or modem data pump in the modem subsystem design. In host modem operation, the Allegro has two basic functions related to modem operation:

- 1. Bidirectional circular buffer:
  - Received data is sampled by the ES2828 modem AFE at various frequencies: 7.2, 8.0, 9.0, 9.6, 10.287, and 16 kHz depending on the sample rate. The sample rate (16 bits per sample) is put into the receive buffer before being sent to the host.
  - Transmitted data from the host (PCI bus) is put into the transmit buffer in synchronization with the receive buffer.
  - Every six samples (configurable), the Allegro checks the buffer and generates an interrupt to the host if the buffer has 12 (configurable) or more samples and lets the host perform I/O read/write. The interrupt is level sensitive.
- 2. DAA control
  - To make a modem functional, the following control lines are recommended: (US/NA version only; no handset; universal DAA support)
    - OHOff hookRIRing indicatorCIDCaller ID (for voice applications)DAA\_PMDAA power controlReset CDCReset ES2828 CODEC
  - Full DAA interface



#### D3<sub>cold</sub> Wake-Up On Ring

Figure 7 graphically describes the basic  $D3_{cold}$  wake-up on ring operation with the ES1988 involved.



Figure 7 D3<sub>cold</sub> Wake-Up On Ring Sequence

During D3<sub>cold</sub>, V<sub>AUX</sub> supplies minimal power to the ES1988 to allow it to power-up the system when voltage from a ring event is detected. When a ring event occurs on RI, MC97\_DI goes high and triggers the SDATA\_IN signal in the digital controller, which goes high until a warm reset is applied to the MC'97 part (such as the ES2828).

A PME# event is generated by the ES1988, which in turn generates a PCI bus master request for power. When the bus master starts to send more power to the digital controller, it also sends along a PCI RST# signal to reset the system registers on all devices and peripherals. Before the signal completes its system-wide reset, the PME\_EN and PME\_ST bits in the control register of the digital controller need to have their bit values updated by MC97\_DI's rising edge from the ES1988.

The ES1988 must not pass on the Reset signal to the integrated AC'97 Codec when the PME# event has occurred by the initiation of the integrated AC'97 Codec, as a Reset signal will reset all device registers and prevent the digital controller from powering up. The RI, MC97\_DI and the PRD:PRA related logic are all powered by V<sub>AUX</sub>.

#### **Ring In Enable**

When the ES1988 is paired with an MC'97 part such as the ES2828 modem AFE, setting bit 0 of the Allegro Configuration B register at index 52h/53h enables the RING\_IN function to be received at the muxed RXD/ GPIO1 pin 84. The muxed TXD/GPIO2 pin 85 is also enabled to complete the I/O path with the ES2828 and with the DAA interface.

#### **Data and Fax Modes**

In audio-modem configuration, the ES1988 supports all data modem standards up to 56 Kb/s. Modulations and data rates conform to the following standards:

- ITU V.90
- ITU V.34
- ITU V.32*bis*
- ITU V.32
- ITU V.22bis
- ITU V.22
- ITU V.21
- Bell 212A
- Bell 103

V.42/MNP 2-4 error correction and V.42*bis*/MNP 5 data correction reduce error transmission and improve data throughput. The default AT command set is TIES (Time Independent Escape Sequence).

The Hayes escape sequence, which is time dependent, is optionally supported. Both escape sequences are universally accepted by communications software programs.



FUNCTIONAL DESCRIPTION

The Fax AT command set is compatible with EIA/TIA-578 Class 1 and Class 2 standards. Fax transmit and receive speeds up to 14.4 Kb/s are available. Fax modulations and data rates conform to the standards appearing in Table 9 and Table 10.

#### Table 9 Fax Modes Supported

ITU Mode	Data Rate (kb/s)	Modulation
V.17	14.4 12.0 9.6 7.2	TCM TCM TCM TCM
V.21ch2	0.3	FSK
V.27ter	4.8 2.4	DPSK DPSK
V.29	9.6 7.2 4.8	QAM QAM QAM

#### Table 10 Data Modes Supported

ITU Mode	Data Rate (kb/s)	Modulation
V.90 V.34	56 33.6 31.2 28.8 26.4 24.0 21.6 19.2 16.8 14.4 12.0 9.6 7.2 4.8 2.4	PCM TCM TCM TCM TCM TCM TCM TCM TCM TCM T
V.32 <i>bis</i>	14.4 12.0 9.6 7.2 4.8	TCM TCM TCM TCM TCM
V.32	9.6 9.6 4.8	TCM QAM QAM
V.22bis	2.4	QAM
V.22	1.2	DPSK
V.21	0.3	FSK
Bell 212A	1.2	DPSK
Bell 103	0.3	FSK

#### Support for Modem Wakeup

Support for PME# event generation, modem wakeup, ring input status, time stamp for ring and DAA data I/O is provided by the ES1988 at the register level.

- Modem Wakeup Control (Allegro\_Base+40h/41h): This register handles PME# event generation from ring input whenPME#\_RI bit 4 (Allegro\_Base+40h) is enabled.
- DAA Data I/O Port (Allegro\_Base+50h/+51h): This register handles ring data input from the integrated AC'97 Codec.
- Ring input status bit (Allegro\_Base+42h/43h)
- Time stamp 0 and 1 for ring (Allegro\_Base+4Ah/ 4Bh and Allegro\_BAse+4Ch/4Dh)




PCI CONFIGURATION REGISTERS

## PCI CONFIGURATION REGISTERS

Vendor ID (00h, 01h, R)	Revision ID (08h, R)				
Vendor ID	Revision ID				
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0				
Bit Definitions:	Bit Definitions:				
Bits Name Description	Bits Name Description				
15:0 Vendor ID Identifies ESS as the manufacturer of this device. The ID for ESS is 125Dh.	15:0 Revision ID Identifies the revision of this device. The ID 10h is assigned by ESS Technology, Inc.				
Device ID (02h, 03h, R)	Programming Interface Identifier (09h, R)				
Device ID	Programming interface identifier				
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	7 6 5 4 3 2 1 0				
Bit Definitions:	Bit Definitions:				
Bits Name Description	Bits Name Description				
15:0 Davias ID Identifies the ES1099 Allegre. The ID 1099h					
15:0 Device ID Identifies the ES1988 Allegro. The ID 1988h is assigned by ESS Technology, Inc.	7:0 PII Identifies the programming interface of this device The ID 00h indicates a default interface.				
is assigned by ESS Technology, Inc.	The ID 00h indicates a default interface.				
is assigned by ESS Technology, Inc. Command (04h, 05h, R/W)	The ID 00h indicates a default interface. Sub-Class Code (0Ah, R)				
is assigned by ESS Technology, Inc. Command 0 BM 0 IO	The ID 00h indicates a default interface.          Sub-Class Code       (0Ah, R)         Sub-Class code				
is assigned by ESS Technology, Inc. Command (04h, 05h, R/W) 0 BM 0 IO 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	The ID 00h indicates a default interface.         Sub-Class Code       (0Ah, R)         Sub-Class code       7         7       6       5       4       3       2       1       0				
is assigned by ESS Technology, Inc. Command (04h, 05h, R/W) 0 BM 0 IO 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Bit Definitions:	The ID 00h indicates a default interface.         Sub-Class Code       (0Ah, R)         Sub-Class code       7         7       6       5       4       3       2       1       0         Bit Definitions:       Class code       Class code				
is assigned by ESS Technology, Inc. Command (04h, 05h, R/W) 0 BM 0 10 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Bit Definitions: Bits Name Description	The ID 00h indicates a default interface.         Sub-Class Code       (0Ah, R)         Sub-Class code       7         7       6       5       4       3       2       1       0         Bit Definitions:       Bits       Name       Description				
is assigned by ESS Technology, Inc. Command (04h, 05h, R/W) 0 0 10 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Bit Definitions: <u>Bits Name Description</u> 15:3 – Read-only. Returns 0 when read. 2 BM Bus Master enable/disable. 1 = Enable bus master.	The ID 00h indicates a default interface.         Sub-Class Code       (0Ah, R)         Sub-Class code       7       6       5       4       3       2       1       0         Bit Definitions:         Bits       Name       Description         7:0       SCC       Identifies the type of sub-class of this device. The ID 00h indicates a multimedia device (audio-modem). The ID 01h indicates an audio device. The ID 80h indicates a modem device.				
is assigned by ESS Technology, Inc. Command (04h, 05h, R/W) 0 0 10 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Bit Definitions: Bits Name Description 15:3 - Read-only. Returns 0 when read. 2 BM Bus Master enable/disable. 1 = Enable bus master. 0 = Not bus master. 1 - Read-only. Set to 0. 0 IO I/O Space access enable/disable.	The ID 00h indicates a default interface.         Sub-Class Code         Sub-Class Code       (0Ah, R)         7       6       5       4       3       2       1       0         Bit Definitions:         Bits       Name       Description         7:0       SCC       Identifies the type of sub-class of this device. The ID 00h indicates a multimedia device (audio-modem). The ID 01h indicates an audio device. The ID 80h indicates a modem device.         Base Class Code       (0Bh, R)				
is assigned by ESS Technology, Inc. Command $(04h, 05h, R/W)$ 0 BM 0 10 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Bit Definitions: Bits Name Description 15:3 - Read-only. Returns 0 when read. 2 BM Bus Master enable/disable. 1 = Enable bus master. 0 = Not bus master. 1 - Read-only. Set to 0.	The ID 00h indicates a default interface.         Sub-Class Code       (0Ah, R)         Sub-Class code       7       6       5       4       3       2       1       0         Bit Definitions:         Bits       Name       Description         7:0       SCC       Identifies the type of sub-class of this device. The ID 00h indicates a multimedia device (audio-modem). The ID 01h indicates an audio device. The ID 80h indicates a modem device.				
is assigned by ESS Technology, Inc. Command (04h, 05h, R/W) 0 0 10 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Bit Definitions: Bits Name Description 15:3 - Read-only. Returns 0 when read. 2 BM Bus Master enable/disable. 1 = Enable bus master. 0 = Not bus master. 1 - Read-only. Set to 0. 0 IO I/O Space access enable/disable. 1 = Enable I/O space access.	The ID 00h indicates a default interface.         Sub-Class Code       (0Ah, R)				

							Sta	atus							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

#### **Bit Definitions:**

<u>Bits</u>	<u>Name</u>	<u>Description</u>
15:0	-	Read-only. Returns 0290h when read.

# Cache Line Size (0Ch, R/W)



7:0 BCC Identifies the type of base class of this device. The

cates a communication device (modem).

ID 04h indicates an audio device. The ID 07h indi-

#### **Bit Definitions:**

- Bits Name Description
- 7:0 CLS Identifies the cache line size of this device as 00h.

#### **ES1988 ALLEGRO DATA SHEET**

#### PCI CONFIGURATION REGISTERS



. . .

- - - - -

....

Latenc	y Time	r		(0Dł	n, R/W)		
	La	atency tim	ner			0	
7	6	5	4	3	2	1	0

#### **Bit Definitions:**

<u>Bits</u>	<u>Name</u>	Description
7:3	LT	Number of clocks times 8 (read-write for audio. Returns 0 when read for modem).

2:0 Read-only. Returns 0s when read.

Heade	r Type					(0	)Eh, R)
SM			Configura	ation spa	ce layout		
7	6	5	4	3	2	1	0

#### **Bit Definitions:**

Bits	Name	Descri	ption

- Single-/multi-function device. The ES1988 sup-7 SM ports both audio-only single-function and multifunction audio-modem device operations. 1 = Multi-function device when used in an audiomodem configuration. 0 = Single-function device when used in an audio-only configuration.
- 6:0 CSL Configuration space layout. Read-only. Defines layout for bytes 10h and up of the PCI configuration space header. ES1988 supports a 00h header type.

BIST C	Capabili	ity				(0	)Fh, R)				
Built-in self test capability											
7	6	5	4	3	2	1	0				

#### **Bit Definitions:**

Bits Name Description

7:0 BIST Built-in self test capability is 00h.

#### Allegro I/O Space Base Address

(Au	Idio	: Fu	Inc	tior	n 0)						(1	10h	, 11	h, R	R/W)
		10	OSB	[15:8	3]						0				ISI
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Rit Definitions:															

#### Bit Definitions:

<u>Bits</u>	<u>Name</u>	Description
15:8	IOSB[15:8]	I/O space base address. 128-word I/O space.
7:1	-	Reserved. Always write 0.
0	ISI	I/O space indicator. Hardwired to 1.

#### Allegro I/O Space Base Address

(Mc	de	m: F	-un	ctic	on 1	)	(10h, 11h, R/V						/W)		
		10	OSB	[15:8	3]			0						ISI	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

#### **Bit Definitions:**

<u>Bits</u> <u>N</u>	<u>ame [</u>	Description
----------------------	--------------	-------------

15:8	IOSB[15:8] I/O space base address.	128-word I/O
	space.	

- 7:1 Reserved. Always write 0. \_
- 0 ISI I/O space indicator. Hardwired to 1.

Sub	Subsystem Vendor ID											2Cł	n, 20	Dh, F	R/W)
	Subsystem Vendor ID														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

#### **Bit Definitions:**

<u>Bits</u>	<u>Name</u>	Description
15:0	SVID	Read/write protected. Default = 125Dh. Cus- tomizable through register programming by EEPROM or system BIOS. Writable when PCI 50h [0] = 1.

#### Subsystem ID

#### (2Eh, 2Fh, R/W) Subsystem ID 8 7 6 15 14 13 12 11 10 9 5 4 3 2 0

#### **Bit Definitions:**

<u>Bit</u>	<u>s Na</u>	me I	Description
15:	0 S	t I	Read/write protected. Default = 1988h. Cus- omizable through register programming by EEPROM or system BIOS. Writable when PCI 50h [0] = 1

Capab	Capability Pointer (34h, R)											
Capability pointer												
7	6	5	4	3	2	1	0					

#### **Bit Definitions:**

Bits Name Description

<sup>7:0</sup> CP This register provides a pointer into the PCI configuration header where the PCI power management register block resides. PCI header doublewords at C0h and C4h contain the power management registers. This register is read-only and returns C0h when read.



#### PCI CONFIGURATION REGISTERS

#### Interrupt Line (Audio: Function 0) (3Ch, R/W)



#### **Bit Definitions:**

#### Bits Name Description

7:0 IL Interrupt line routing information. Indicates which system interrupt pin the ES1988 is connected to. The POST software writes the routing information to the Interrupt Line register as the system is initialized and configured. The value in this register depends on the system architecture. In x86-based PC systems, the values of 0 to 15 correspond with IRQ numbers 0 through 15, and the values from 16 to 254 are reserved. The value of 255 (Allegro's default power-up value) signifies either "unknown" or "no connection" for the system interrupt. The default value is FFh. Bits [4:0] are read/write. Bits [7:5] = bit [4].

Interrupt Line	
(Modem: Function 1)	(3Ch, R/W)

	Interrupt line											
7	6	5	4	3	2	1	0					

#### **Bit Definitions:**

- Bits Name Description
- 7:0 IL Interrupt line routing information. Indicates which system interrupt pin the ES1988 is connected to. The POST software writes the routing information to the Interrupt Line register as the system is initialized and configured. The value in this register depends on the system architecture. In x86-based PC systems, the values of 0 to 15 correspond with IRQ numbers 0 through 15, and the values from 16 to 254 are reserved. The value of 255 (ES1988's default power-up value) signifies either "unknown" or "no connection" for the system interrupt. The default value is FFh. Bits [4:0] are read/write. Bits [7:5] = bit [4].

Interru	pt Pin					(3	Dh, R)			
	Interrupt pin									
7	6	5	4	3	2	1	0			

#### **Bit Definitions:**

- Bits Name Description
- 7:0 IP Interrupt pin information. Indicates which interrupt pin the ES1988 is using. This register is read-only and returns 01h when read, which indicates INTA#.

#### **Minimum Grant**

```
(3Eh, R)
```

			Minimu	m grant			
7	6	5	4	3	2	1	0

#### **Bit Definitions:**

- Bits Name Description
- 7:0 MG Min\_Gnt. Identifies the burst period needed. This register is read-only and returns 02h when read, which corresponds to 500 ns, and returns 00h for modem.

Maxim	um Lat	ency				(3	BFh, R)
			Maximur	n latency			
7	6	5	4	3	2	1	0

#### **Bit Definitions:**

<u>Bits</u>	<u>Name</u>	<b>Description</b>
-------------	-------------	--------------------

7:0 ML Max\_Lat. Identifies how often bus access is needed. This register is read-only and returns 18h when read, which corresponds to 6 ms, and returns 00h for modem.

#### ES1988 ALLEGRO DATA SHEET

PCI CONFIGURATION REGISTERS

#### Legacy-Compatible Audio Registers

#### Legacy Audio Control (40h, 41h, R/W) MQ MI GM FM SB LA SIR MIDIIRQ SBIRQ DMACH IA 15 14 13 12 11 10 9 8 7 6 5 4 3 2 **Bit Definitions: Bits** Name Description Legacy audio disable. 15 ΙA 1 = Disable legacy audio (default). 0 = Enable legacy audio. 14 SIR Serial IRQs enable. 1 = Enable serial IRQs. 0 = Disable serial IRQs (default). 13:11 MIDIIRQ MIDI I/O IRQ select. Read-only. Default to 010. 10:8 SBIRQ Sound Blaster IRQ select. Bit 10 Bit 9 Bit 8 IRQ Selection 0 0 0 IRQ5 (default) 0 0 IRQ7 1 IRQ9 0 1 0 0 IRQ10 1 1 Reserved 1 х х DMACH Sound Blaster DMA channel select. 7.6 Bit 7 Bit 6 DMA Channel Selection 0 Channel 0 0 0 1 Channel 1 (default) 1 0 Reserved 1 1 Channel 3 5 IA I/O address aliasing control. 1 = Enable address aliasing (default). Selects 10-bit I/O. 0 = Disable address aliasing. MPU-401 IRQ enable. 4 MQ 1 = Enable MPU-401 IRQ (default). 0 = Disable MPU-401 IRQ. MPU-401 I/O enable. 3 MI 1 = Enable MPU-401 I/O (default). 0 = Disable MPU-401 I/O. 2 GM Game port enable. 1 = Enable game port (default). 0 = Disable game port. FM synthesis enable. 1 FM 1 = Enable FM synthesis (default). 0 = Disable FM synthesis. 0 SB Sound Blaster enable. 1 = Enable Sound Blaster channel (default). 0 = Disable Sound Blaster channel.

#### Legacy Audio Support

The ES1988 supports the following legacy audio addresses.

Table 11	Supported Legacy Audio Addresses
----------	----------------------------------

Legacy Audio Resources	I/O Address Base
Sound Blaster Pro	220h/240h
FM synthesis	388h/289h/38Ah/38Bh
MPU-401	300h/320h/330h/340h
DMA	Channel 0, 1, 3
IRQ	5, 7, 9, 10

#### Allegro Configuration A

(50h, 51h, R/W)

SBI	PIC1	PIC0	GM	SG	DMA	Ρ	PW	IEM	R	M	4D	S2	SD	S(V)ID
15	14	13	12	11	10 9	8	7	6	5	4	3	2	1	0

#### **Bit Definitions:**

Bits Name Description

- 15 SBI Sound Blaster IRQ mask.1 = Set this bit to enable IRQ masking when bit [10] = 1.
- 14 PCI1 PCI snoop mode 1. 1 = Set this bit in DOS mode when ES1988 PCI IRQ is not assigned to IRQ5/7/9/10.
- 13 PCI0 PCI snoop mode 0. 1 = Set this bit in DOS mode when ES1988 PCI IRQ is assigned to IRQ5/7/9/10.
- 12 GM High-performance game port mode enable.1 = Enable game port.0 = Disable game port.
- SG Safeguard in TDMA mode, when bits [10:8] = 001.
  1 = Set this bit to enable ISA merge during IOR 08h.
  ISA write-back in AutoDMA mode, when bits [10:8] = 100.

1 = Set this bit to enable ISA write-back in

AutoDMA mode.

#### 10:8 DMAP ISA DMA policy.

7

PW

	<u>Bit 10</u>	<u>Bit 9</u>	<u> 3it 8</u>	DMA Policy
	0	0	0	Distributed DMA
	0	0	1	Transparent DMA
	0	1	0	PC/PCI DMA
	0	1	1	Reserved
	1	0	0	ISA write-back every 16 transfers
	1	0	1	ISA write-back every 4 transfers
	1	1	0	ISA write-back every 2 transfers
	1	1	1	ISA write-back every transfer
1	_			write enable.

- 1 = Enable ES1988 posted write.
  - 0 = Disable ES1988 posted write.





<u>Bits</u>	<u>Name</u>	Description
6	IEM	Emulate ISA timing on PCI. 1 = Use PCI timing. 0 = Emulate ISA timing.
5		Reserved.
4:3	M4D	MPU_401_DECODE. Bit 4 Bit 3 MPU-401 I/O 0 0 33x 0 1 30x 1 0 32x 1 1 34x
2	S2	SB240. Sound Blaster decode. 1 = Sound Blaster decode is 24x. 0 = Sound Blaster decode is 22x.
1	SD	Subtractive decoding. Write: 1 = Delay PCI grant by 1 clock during PCI master cycle and enable the detection of PCI sub- tractive decoding. Read: 1 = Subtractive decoding is detected.
0	SID	Write-enable bit for PCI subsystem ID (SID) and subsystem vendor ID (SVID). 1 = SID and SVID are read/write. 0 = SID and SVID are read-only (default).
Alleg	jro Co	figuration B (52h, 53h, R/W)

	5		5						•	,	-	,	· /
ICx	CIS	CxS	PMC	CLKSL	SEN	HWV	DHE	HVI	BD	MW	C x S	SPDIF	RIE
15	14	13 12	11	10 9	8	7	6	5	4	3	2	1	0

#### **Bit Definitions:**

<u>Bits</u>	<u>Name</u>	<u>Desc</u>	<u>ription</u>						
15	ICx	Internal clock multiplier reset enable. 1 = Reset internal clock multiplier. 0 = Release internal clock multiplier.							
14	CIS	1 = S intern 0 = S	al clock	e 49.15 < multip e 49.15	52 MHz clock from the				
13:12	CxS		t multipl Bit 13 0 0 1 1 1 0 0 1		de select. <u>Mode</u> Mode 0 Mode 1 Mode 2 Mode 3 Mode 3 Mode 4 Mode 5 Mode 6				

- 1 0 Mode 6
- Mode 7 1 1
- 11 PMC Power management control for CLKRUN# enable.
  - 1 = Enable PM control for CLKRUN#.
  - 0 = Disable PM control for CLKRUN#.

#### PCI CONFIGURATION REGISTERS

<u>Bits</u>	<u>Name</u>	Description
10:9	CLKSL	Clock divider select for Sound Blaster.Bit 10Bit 9Clock Divider00Divided by 4801Divided by 4910Divided by 5011Reserved
8	S EN	S/PDIF enable. 1 = Enable S/PDIF output. 0 = Disable S/PDIF output (default).
7	HWV	Hardware volume control enable. 1 = Enable hardware volume control. 0 = Disable hardware volume control.
6	DHE	Reduced debounce for hardware volume con- trol enable. 1 = Enable reduced debounce. 0 = Disable reduced debounce.
5	HVI	Up/down hardware volume button input select. 1 = Select input from pin 44 and 45. 0 = Select input from pin 53 and 54 (default).
4	BD	BIT_CLK Direction of 2nd Codec Interface 1 = Input 0 = Output (default)
3	MW	Writable EEPROM Interface Enable. 1 = Enable writable EEPROM interface. 0 = Disable writable EEPROM interface.
2	CxMS	Clock Multiplier Mode Select. Used along with CxS (bits 13:12) to support eight modes of clock multiplier.
1	SPDIF TM	SPDIF test mode. 1 = Enable SPDIF test mode.
0	RI_E	Ring In Enable. 1 = Enable Ring In from GPIO0 of MC97. 0 = Disable Ring In from GPIO0 of MC97.

1

PCI CONFIGURATION REGISTERS

#### **ACPI Power Management Registers**

ACPI Control A									(5	4h,	55h,	, R/	/W)		
12	24	R	SPDIF	GLUE	R	PIF	HV	GPIO	ASSP	SB	FΜ	XCLK	MIDI	GP	WP
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

The ACPI Control A register sets the state (D1 or D2) of the stop clock for each module (12 MHz clocks, 24 MHz clocks, SPDIF, GLUE, PCI interface, hardware volume, modem/GPIO, ASSP interface, FM, clock multiplier, MIDI and game port).

#### **Bit Definitions:**

<u>Bits</u>	<u>Name</u>	Description
15	12	ACPI stop clock control for the 12 MHz clock to the serial interface and the secondary Codec output. 1 = Set stop clock to state D2. 0 = Set stop clock to state D1.
14	24	ACPI stop clock control for the 24 MHz clock to the internal AC97 Codec. 1 = Set stop clock to state D2. 0 = Set stop clock to state D1.
13	_	Reserved.
12	SPDIF	ACPI stop clock control for SPDIF. 1 = Set stop clock to state D2. 0 = Set stop clock to state D1.
11	GLUE	ACPI stop clock control for GLUE. 1 = Set stop clock to state D2. 0 = Set stop clock to state D1.
10	_	Reserved.
9	PIF	ACPI stop clock control for the PCI interface. 1 = Set stop clock to state D2. 0 = Set stop clock to state D1.
8	ΗV	ACPI stop clock control for HW volume control. 1 = Set stop clock to state D2. 0 = Set stop clock to state D1.
7	GPIO	ACPI stop clock control for GPIO. 1 = Set stop clock to state D2. 0 = Set stop clock to state D1.
6	ASSP	<ul><li>ACPI stop clock control for the ASSP interface.</li><li>1 = Set stop clock to state D2.</li><li>0 = Set stop clock to state D1.</li></ul>
5	SB	ACPI stop clock control for Sound Blaster. 1 = Set stop clock to state D2. 0 = Set stop clock to state D1.
4	FM	ACPI stop clock control for FM. 1 = Set stop clock to state D2. 0 = Set stop clock to state D1.
3	XCLK	ACPI stop clock control for clock multiplier. 1 = Set stop clock to state D2. 0 = Set stop clock to state D1.

Bits Name	<b>Description</b>
-----------	--------------------

2	MIDI	ACPI stop clock control for MIDI. 1 = Set stop clock to state D2. 0 = Set stop clock to state D1.
1	GP	ACPI stop clock control for the game port. 1 = Set stop clock to state D2. 0 = Set stop clock to state D1.
0	_	Reserved.

AC	P	I C	ontro	ol B							(5	56h,	57h	, R/	/W)
12	24	R	SPDIF	GLUE	R	PIF	ΗV	GPIO	ASSP	SB	FM	XCLK	MIDI	GP	WP
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

The ACPI Control B register enables the clock at the state (D1 or D2) set for each module in the ACPI Control A register.

#### Bit Definitions:

<u>Bits</u>	<u>Name</u>	Description
15	12	ACPI stop clock enable for the 12 MHz clock to
		the serial interface and the secondary Codec

15	12	the serial interface and the secondary Codec output. 1 = Enable stop clock at state D1/D2. 0 = Stop clock at state D1/D2 disabled.
14	24	<ul> <li>ACPI stop clock enable for the 24 MHz clock to the internal AC97 Codec.</li> <li>1 = Enable stop clock at state D1/D2.</li> <li>0 = Stop clock at state D1/D2 disabled.</li> </ul>
13	-	Reserved.
12	SPDIF	ACPI stop clock enable for SPDIF. 1 = Enable stop clock at state D1/D2. 0 = Stop clock at state D1/D2 disabled.
11	GLUE	ACPI stop clock enable for GLUE. 1 = Enable stop clock at state D1/D2. 0 = Stop clock at state D1/D2 disabled.
10	-	Reserved.
9	PIF	ACPI stop clock enable for the PCI interface. 1 = Enable stop clock at state D1/D2. 0 = Stop clock at state D1/D2 disabled.
8	HV	<ul> <li>ACPI stop clock enable for hardware volume control.</li> <li>1 = Enable stop clock at state D1/D2.</li> <li>0 = Stop clock at state D1/D2 disabled.</li> </ul>
7	GPIO	ACPI stop clock enable for GPIO. 1 = Enable stop clock at state D1/D2. 0 = Stop clock at state D1/D2 disabled.
6	ASSP	<ul><li>ACPI stop clock enable for the ASSP interface.</li><li>1 = Enable stop clock at state D1/D2.</li><li>0 = Stop clock at state D1/D2 disabled.</li></ul>
5	SB	ACPI stop clock enable for Sound Blaster. 1 = Enable stop clock at state D1/D2. 0 = Stop clock at state D1/D2 disabled.



#### PCI CONFIGURATION REGISTERS



<u>Bits</u>	<u>Name</u>	Description						
4	FM	ACPI stop clock enable for FM. 1 = Enable stop clock at state D1/D2. 0 = Stop clock at state D1/D2 disabled.						
3	XCLK	ACPI stop clock enable for clock multiplier. 1 = Enable stop clock at state D1/D2. 0 = Stop clock at state D1/D2 disabled.						
2	MIDI	ACPI stop clock enable for MIDI. 1 = Enable stop clock at state D1/D2. 0 = Stop clock at state D1/D2 disabled.						
1	GP	ACPI stop clock enable for the game port. 1 = Enable stop clock at state D1/D2. 0 = Stop clock at state D1/D2 disabled.						
0	_	Reserved.						
User Configuration A (58b 59b R/								

User Configuration A									(58h, 59h, R/W)						
RLE	RE3	EDD	SC	NQS	PMP	MFE	24	3SB	R	CTM	30B	R	SO	×2	
15	14	13	12	11	10	9	8	7	6	5	4	32	1	0	

#### Bit Definitions:

<u>Bits</u>	Name	Description
15	RE	REQ# Low at D3 State Enable. 1 = Enables driving PCI REQ# low at D3 state.
14	RE3	REQ# Tri-state at D3 State Enable 1 = Enable tri-state of REQ# at D3 state.
13	EDD	EAPD Drive Enable 1 = Enable EAPD signal from internal AC97 Codec. 0 = Disable EAPD signal from internal AC97 Codec.
12	SC	Stop Clock Enable for Crystal Oscillator 1 = Enables stop clock of crystal oscillator at D3 state.
11	QS	Enable external PCI master support without Quick Switch 1 = Enable support.
10	PMP	External PCI Master Pair Select 1 = External PCI Master Pair selected from pin 2 and pin 63. 0 = External PCI Master Pair selected from pin 52 and pin 51 (default).
9	MFE	Multi-Function Enable/Disable 1 = Disable multi-function feature through software. 0 = Enable multi-function feature through software.
8	24	<ul> <li>24 MHz clock input.</li> <li>1 = Select input clock to internal AC97 Codec from divider of external crystal oscillator clock (OSCI/2).</li> <li>0 = Select input clock to internal AC97 Codec from external crystal oscillator clock (OSCI).</li> </ul>

<u>Bits</u>	<u>Name</u>	Description
7	3SB	Tri-state buffer enable. 1 = Tri-state all output buffers. 0 = Don't tri-state buffers.
6	-	Reserved.
5	СТМ	<ul> <li>AC97 Codec Test Mode Enable</li> <li>1 = Enable DOS test mode for internal AC97</li> <li>Codec.</li> <li>0 = Normal operation.</li> <li>NOTE: SDI signal from internal AC'97 codec</li> <li>will be driven to GD[4] pin 46.</li> </ul>
4:2		Reserved.
1	SO	<ul> <li>1 = Route SPDIF output to IDSEL pin 2.</li> <li>0 = Route SPDIF output to PME# pin 54 (default).</li> <li>Note: Pin 85 must be pulled down in order to select S/PDIF output to pin 2.</li> </ul>
0	PCI ×2	<ul> <li>PCI x2 Arbiter Enable. Default = 0.</li> <li>1 = Enable PCI master support.</li> <li>0 = Disable PCI master support (default).</li> </ul>

#### User Configuration B

(5Ah, 5Bh, R/W)

								Res	serve	ed					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

#### **Bit Definitions:**

<u>Bits</u>	<u>Name</u>	<b>Description</b>
15:0	_	Reserved.

**User Configuration C** 

## (5Ch, R/W)

	Reserved								PMGM		Res	erve	d	PMGS
15 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

#### **Bit Definitions:**

<u>Bits</u>	<u>Name</u>	Description
15:6	-	Reserved.
5	PMGM	PME# MC97 Enable. 1 = PME# generation enabled from MC97_DI input pin 53.
4:1	-	Reserved.
0	PMGS	PME# SDI2 Enable 1 = PME# generation enabled from SDI2 input pin 56.

28

#### **ES1988 ALLEGRO DATA SHEET**

#### PCI CONFIGURATION REGISTERS



Dist	tribu	ributed DMA Control DMA[15:4] 14 13 12 11 10 9 8 7 6 5 4												60h, 61h, R/W)					
				D	MA[1	5:4]						0	0	0	DE				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
																[			
Bit	Defi	nitio	ns:																
Bi	<u>ts</u>	Na	me	D	esc	ripti	on												

15:4 DMA[15:4] Distributed DMA base address.

- Always write 0. 3:1 \_
- 0 DE Distributed DMA enable. 1 = Enable distributed DMA. 0 = Disable distributed DMA.

Subsystem Vendor ID Shadow	(6Ch, 6Dh, R/W)

	Subsystem Vendor ID Shadow														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

#### **Bit Definitions:**

<u>Bits</u>	<u>Name</u>	Description
15:0	SVID [15:0]	Subsystem Vendor ID Shadow of PCI 2Ch, 2Dh
	[10.0]	2011

Sub	sys	tem	low			(6	Eh,	6Fh	n, R/	W)					
	Subsystem ID Shadow														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

#### **Bit Definitions:**

<u>Bits</u>	<u>Name</u>	Description
15:0	SID [15:0]	Subsystem ID Shadow of PCI 2Eh, 2Fh.

#### **Capability ID**

_	-		Capab	ility ID			
7	6	5	4	3	2	1	0

(C0h, R)

#### **Bit Definitions:**

Bits Name Description

7:0 CID This register identifies the linked list item as the register for PCI power management. This register is read-only and returns 01h when read, which is the unique ID assigned by the PCI SIG for the PCI location of the capabilities pointer and the value.

#### **Power Management Registers**

Next-It	em Poi	inter				(0	C1h, R)
			Next-Iter	n pointer			
7	6	5	4	3	2	1	0

#### **Bit Definitions:**

- <u>Bits</u> Name Description
- 7:0 NIP This register is used to indicate the next item in the linked list of the PCI power management capabilities. Since ES1988 functions only include one capabilities item, this register is read-only and returns 00h when read for audio only.



PCI CONFIGURATION REGISTERS

owe	r-Mana	gem	ent C	apab	ilitie	es		(C)	źh,	C3h	, R
Р	MES	D2S	D2S D1S Reserved DSI R PMEC								
15 14	13 12 11	10	9	8 7	6	5	4	3	2	1	0
Bit De	finitions	5:									
<u>Bits</u>	Name	Des	criptio	n							
	PMES	PME pow PME func sign Bit [ D3 <sub>cc</sub> Bit [ Bit [ Bit [	E_Sup er sta #. A tion is al whi 15] = 0 old 14] = 13] = 12] = 11] = 0	port. T tes in v value c not ca le in th 0. PME 1. PME 1. PME 1. PME 2. PME its 15:	whicl of 0 f apab at po E# ca E# ca E# ca E# ca E# ca	n the or an le of ower annot an be an be	fun y bi ass stat be ass ass	ction n it indica erting te. assert serted serted serted	nay ates the ced f fron fron fron	asse that PME rom n D3 n D2 n D1	ert the # hot
				= 011 <sup>-</sup> =1111							
10	D2S	the [	D2 po	bit ind wer m wer m	anag	emei	nt s	tate.			ort
9	D1S	the [	D1 po	bit ind wer m wer m	anag	emei	nt s	tate.			ort
8:6	-	Bits		000 <b>A</b> 010 <b>M</b>							
5	DSI	whe <sup>:</sup> requ	ther s iired b	ce Spe pecial pefore t e it. Al	initia :he g	lizati eneri	on d	of this	func	tion	is
4		Res	erved	-							
3	PMEC	requ	ired fo	k. This or the f it 3 = (	funct						ck i
2:0	VER	tion	comp agem	his 3-l lies wit ent Int	h Re	visio	n 1.	0 of th	e P	CI Po	owe

Power-Management Control/Status	(C4h, R)
---------------------------------	----------

0	0	0	0	0	0	PWR STATE	
7	6	5	4	3	2	1	0

The default value of this register 00h. This register determines and changes the current power state of the ES1988 function. The contents of this register are not affected by the internally-generated reset caused by the transition from the  $D3_{hot}$  to D0 state.

#### Bit Definitions:

<u>Bits</u>	<u>Name</u>	<b>Description</b>
-------------	-------------	--------------------

7:2 – Bits [7:2] are read-only and return 0 when read.

1:0	PS	Power state. This 2-bit field is used both to
		determine the current power state of a function,
		and to set the function into a new power state.
		Bit 1 Bit 0 Power State

<u>Bit 1</u>	<u>Bit 0</u>	Power Sta
0	0	D0
0	1	D1
1	0	D2
1	1	D3 <sub>hot</sub>

PME C	PME Control							
PME ST	0	0	0	0	0	0	PME EN	
7	6	5	4	3	2	1	0	

#### Bit Definitions:

Bits Name	<b>Description</b>
7 PME ST	PME# status. Read for PME# Status 1 = PME# is active. 0 = PME# is inactive. Write 1 to clear status bit.

6:1 – Bits [6:1] are read-only and return 0 when read.

0 PME EN PME# enable.

1 = Enable PME. 0 = Disable PME. ALLEGRO I/O REGISTERS

#### **ALLEGRO I/O REGISTERS**

Host I Contr	nterru ol	ıpt			(All	lea	ro E	Bas	e+1	8h.	+19	h. F	r/W)
AR	Reserved	ł	PGE	R	CE	R	HIE	R	DIE		erved	MIE	
15 14	13 12	11	10	9	8	7	6	5	4	3	2	1	0
Bit Def	finition	s:											
<u>Bits</u>	<u>Name</u>	De	script	ion									
15	AR	1 =	1988 Ena Disa	ble I	ES19	988	soft	ware	e res				
14:11	_	Re	serve	ed.									
10	PGE		rdwa able.	re vo	olum	ne c	ontro	ol to	PMI	∃# g	ener	atio	ſ
9	_	Re	serve	ed.									
8	CE	1 =	KRUI Ena Disa	ble (	CLK	RUI	N# g	ene	ratio	n all		time	-
7	-	Re	serve	ed.									
6	HIE	1 =	rdwa Ena Disa	ble l	hard	war	e vo	um	e coi	ntrol	inte	rrupt	
5	RIE	1 =	ig inte Ena Disa	ble i	ring i	inte	rrupt						
4	DIE	1 =	SP s Ena Disa	ble /	ASS	P s	oftwa	are i	nteri	rupt.			
3:2	_	Re	serve	ed.									
1	MIE	1 =	U-40 Ena Disa	ble I	MPU	J-40	1 int	erru	•				
0	SIE		und E				-			Int			

1 = Enable Sound Blaster interrupt. 0 = Disable Sound Blaster interrupt.

Host	Interru	upt Statu	S	(Allegro_Base+1Ah, R/W)							
R	IHW	V RI	ID	Rese	erved	4M	BS				
7	6	5	4	3 2 1 0							
Bit D	Bit Definitions:										
<u>Bits</u>	<u>Name</u>	Description	<u>on</u>								
7	_	Reserved	Reserved.								
6	IHW∨	Hardware 1 = Hardv 0 = No ha	ware vol	ume cor	ntrol inte	rrupt pe	-				
5	RI	1 = Ring	Ring indicator interrupt. 1 = Ring interrupt pending. 0 = No ring indicator interrupt.								
4	ID	1 = ASSF	ASSP software interrupt. 1 = ASSP interrupt pending. 0 = No ASSP interrupt.								
3:2	_	Reserved	I.								
1	4M	MPU-401 1 = MPU- 0 = No M	401 rec	eive inte	errupt pe	•					
0	BS	Sound Bl 1 = Sound 0 = No So	d Blaste	r interru		ng.					

#### lardware Volume Control (Allegro\_Base+1Bh, R/W)

			Reserved	ł			Split
7	6	5	4	3	2	1	0

#### Bit Definitions:

<u>Bits</u>	<u>Name</u>	Description
7:1	-	Reserved.
0	Split	Hardware volume/counter control register split. 1 = Split volume register from counter register. 0 = Do not split volume from counter register.

#### **Shadow of Mixer** ..... r for Voi

Regist	er for \	/oice		(Allegro_Base+1Ch, R/W)							
Shadow of Mixer for Voice											
7	6	5	4	3	2	1	0				

....

#### **Bit Definitions:**

Bits Name Description

7:0 SMV Shadow of the mixer register for voice.





ALLEGRO I/O REGISTERS

#### **HW Volume Control**

Count	er for V	oice		(Allegro_Base+1Dh, R/W)							
Hardware volume control counter for voice											
7	6	5	4	3	2	1	0				

#### **Bit Definitions:**

Bits Name Description

7:0 HCV Hardware volume control counter for voice.

#### Shadow of Mixer

Regist	ter for N	laster		(Allegro_Base+1Eh, R/W)							
		Shad	dow of M	ixer for M	laster						
7	6	5	4	3	2	1	0				

#### **Bit Definitions:**

Bits Name Description

7:0 SMM Shadow of mixer register for master.

#### HW Volume Control Counter for Master

(Allegro_	Base+1Fh, R/W)
-----------	----------------

	Har	dware vo	lume con	trol coun	ter for ma	aster	
7	6	5	4	3	2	1	0

#### **Bit Definitions:**

Bits Name Description

7:0 HCM Hardware volume control counter for master.

#### **Game Port Control Registers**

•	Joy	/sti	ck	1 X	(-D	elay	/	(Allegro_Base+20h,+21h, R/W)								
Ī	2A	2B	1A	1B			Delay									
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

#### **Bit Definitions:**

<u>Bits</u> Name	<b>Description</b>
15:12 2A/2B 1A/1B	Fire buttons.
IA/ID	

11:0 Delay[11:0] Timer delay in units of 2 microseconds.

#### Joystick 1 Y-Delay (Allegro\_Base+24h,+25h, R/W)

2A	2B	1A	1B		Delay										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit	Def	finit	ion	s:	_										

	<u>Name</u>	Description
15:12 2A/2B Fire buttons. 1A/1B		Fire buttons.

11:0 Delay[11:0] Timer delay in units of 2 microseconds.

#### Joystick 2 X-Delay (Allegro\_Base+28h,+29h, R/W)

2A	2B	1A	1B	B Delay											
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit	Def	init	ion	s:											

Bits Name Description

15:12 2A/2B Fire buttons. 1A/1B

11:0 Delay[11:0] Timer delay in units of 2 microseconds.

Joy	/sti	ck	2 Y	'-D	elay	,	(Allegro_Base+2Ch,+2Dh, R/W								/W)
2A	2B	1A	1B			Delay									
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

#### **Bit Definitions:**

Bits Name	<b>Description</b>
15:12 2A/2B	Fire buttons.
1A/1B	

11:0 Delay[11:0] Timer delay in units of 2 microseconds.

ALLEGRO I/O REGISTERS



#### **Codec Control Registers**

			Status	, ,,,,	liegio_i	Base+3	, <b>v</b> v)
RW				AD			
7	6	5	4	3	2	1	0
Bit Defi	initions	:					
<u>Bits</u> N	lame	<u>Descri</u>	<u>ption</u>				
7 R	2W		Write. ad cycle rite cycle				
6:0 A	D[6:0]	CODE	C regist	er addre	ess.		
CODE	C Com	mand /	Status	ы (А	llegro_	Base+	30h, R)
0	0	0	0	0	0	0	ST
7	6	5	4	3	2	1	0
Bit Defi	initions	:					
<u>Bits</u> N	lame	<u>Descri</u>	<u>ption</u>				
7:1		-					
7.1	-	Reser	ved. Alw	ays read	d 0.		
	- T	Read/ 1 = CC	write sta DDEC re	tus. gister re	d 0. ead/write ead/write		
	-	Read/ 1 = CC 0 = CC	write sta DDEC re DDEC re	tus. gister re gister re	ead/write	is done	
0 S	-	Read/ 1 = CC 0 = CC	write sta DDEC re DDEC re DDEC re	tus. gister re gister re	ead/write ead/write <b>Base+</b>	is done	
0 S	-	Read/ 1 = CC 0 = CC	write sta DDEC re DDEC re <b>(/</b> WT COL	tus. gister re gister re Allegro	ead/write ead/write <b>Base+</b>	is done	
0 S	<b>C Data</b>	Read/ 1 = CC 0 = CC	write sta DDEC re DDEC re <b>(/</b> WT COL	tus. gister re gister re Allegro DEC Data	ead/write ead/write <b>Base-</b>	is done - <b>32h,+</b> 3	33h, W)
0 S	C Data	Read/ 1 = CC 0 = CC	write sta DDEC re DDEC re (/ WT COE 9 8	tus. gister re gister re Allegro DEC Data	ead/write ead/write <b>Base-</b>	is done - <b>32h,+</b> 3	33h, W)
0 S	C Data	Read/ 1 = CC 0 = CC 11 10 :: <u>Descrip</u>	write sta DDEC re DDEC re <u>(/</u> <u>WT COE</u> 9 8 <u>Dtion</u>	tus. gister re gister re Allegro DEC Data 7 6	ead/write ead/write <b>Base-</b>	is done - <b>32h,+3</b> 3 2	<b>33h, W)</b> 
0 S <b>CODE(</b> 15 14 <b>Bit Defi</b>	C Data 13 12 initions <u>Name</u> WT	Read/ 1 = CC 0 = CC 11 10 : <u>Descrip</u> 16 bits	write sta DDEC re DDEC re (/ WT COE 9 8 Dtion of data t	tus. gister re gister re Allegro DEC Data 7 6	ead/write ead/write _Base+ Base+ 5 4	•32h,+3 3 2	33h, W) 
0 S <b>CODE(</b> 15 14 <b>Bit Defi</b> <u>Bits</u> 1 15:0	C Data 13 12 initions <u>Name</u> WT	Read/ 1 = CC 0 = CC 11 10 : <u>Descrip</u> 16 bits	write sta DDEC re DDEC re (/ WT COE 9 8 Dtion of data t	tus. gister re gister re Allegro DEC Data 7 6	ead/write ad/write <b>Base</b> 5 4 itten to th	•32h,+3 3 2	33h, W) 

#### **Bit Definitions:**

Bits Name Descriptio	<u>Bits</u>	<u>Name</u>	<u>Descriptior</u>
----------------------	-------------	-------------	--------------------

15:0 RD 16 bits of data read from the CODEC.

## **Serial Bus Control Registers**

Seria	al Bus C	control A (Allegro_Base+36h,+37h, R/W)										
l <sup>2</sup> S	R EIO	ES LAC LAC RAC RAC SDFS PME SDFS PME Reserved										
15	14 13	12         11         10         9         8         7         6         5         4         3         2         1         0										
Bit D	efinition	s:										
<u>Bits</u>	Bits Name Description											
15 $I^2S$ $I^2S$ input enable. 1 = Enable $I^2S$ input. 0 = Disable $I^2S$ input.												
14	-	Reserved.										
13												
12	ES	Serial AC-link enable. 1 = Enable serial AC-link. 0 = Disable serial AC-link.										
11	LAC SDFS	Driving SDFS of local AC-link enable. 1 = Enable driving SDFS of local AC-link. 0 = Disable driving SDFS of local AC-link.										
10	LAC PME	<ul> <li>Driving PME from SDI of local AC-link.</li> <li>1 = Enable driving PME from SDI of local AC-link.</li> <li>0 = Disable driving PME from SDI of local AC-link.</li> </ul>										
9	RAC SDFS	Driving SDFS of remote AC-link enable. 1 = Enable driving SDFS of remote AC-link. 0 = Disable driving SDFS of remote AC-link.										
8	RAC PME	<ul> <li>Driving PME from SDI of remote AC-link.</li> <li>1 = Enable driving PME from SDI of remote AC-link.</li> <li>0 = Disable driving PME from SDI of remote AC-link.</li> </ul>										
7:0	-	Reserved.										



Seria	Bus C	ontrol	В	(Alle	egro_B	ase+38h	n, R/W)
MC_INT	SSPE	CDC2	SPDIF	ITB	R	CDC	ID
7	6	5	4	3	2	1	0
Bit De	finitions	5:					
<u>Bits</u>	<u>Name</u>	<u>Descrip</u>	otion				
7	MC_ INT		able MC	nable. Cinterrup Cinterru			
6	SBMIF					ule interfa lule interfa	
5	CDC2			cond AC- gle AC-li			
4	SPDIF			PDIF fun PDIF fun			
3	MSS	1 = Sel	ect MC	elect Ena 97_DI fo 1 for mo	r moden		
2	_	Reserv	ed.				
1:0	CDC ID	<u>Bit 1</u> <u>Bi</u> 0 0 1	0 Res 1 AC- 0 MC	DEC ID erved. Link.			

# SDO Output

SDO O	utput					
Destin	ation C	ontrol	(Alleg	gro_Ba	se+3Al	h, <b>R/W)</b>

I/O		HS		L2DAC		PCM R/LF		PCM CLS		L1DAC		PCM L/R		CA	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

#### **Bit Definitions:**

34

<u>Bits</u> Name	<u>Descrip</u>	otion	
15:14 I/O	I/O con	trol c	output.
	<u>Bit 15 E</u>	3it 14	Destination
	0	0	Local
	0	1	Remote
	1	0	Mute
	1	1	Both
13:12 HS	Handse	et out	iput.
	<u>Bit 13</u>	Bit 12	Destination
	0	0	Local
	0	1	Remote
	1	0	Mute
	1	1	Both
11:10 L2DAC	Line 2	DAC	output.
			Destination
	0	0	Local
	0	1	Remote
	1	0	Mute
	4		Dette

1 1 Bo
--------

ES1988 ALLEGRO DATA SHEET
ALLEGRO I/O REGISTERS

<u>Bits</u>	<u>Name</u>	<u>Description</u>
9:8	PCM R/LF	PCM R_SURR/LFE output.Bit 9Bit 8Destination00Local01Remote10Mute11Both
7:6	PCM CLS	PCM Center/L_SURR output.Bit 7Bit 6Destination00Local01Remote10Mute11Both
5:4	L1DAC	Line 1 DAC output. <u>Bit 5</u> <u>Bit 4</u> <u>Destination</u> 0 0 Local 0 1 Remote 1 0 Mute 1 1 Both
3:2	PCM L/R	PCM L/R output.Bit 3Bit 2Destination00Local01Remote10Mute11Both
1:0	CA	Command address output.Bit 1Bit 0Destination00Local01Remote10MC Codec11Reserved

#### SDI Input Destination Control

	Destination Control								(Allegro_Base+3Ch, R/W)							
I/O		0	Н	S	L2A	ADC	F	र	M Al		L1A	DC	PC L/	CM ′R	S	A
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

#### **Bit Definitions:**

<u>Bits</u> Na	me Descr	<u>iption</u>	
15:14 I/C	Bit 15 x	0	<u>Destination</u> Local
13:12 HS	x S Hands	1 set inpu	Remote ut.
			<u>Destination</u> Local
	0	1	Remote
11.10 1.2	1 ADC Line 2	х	Mute both
11.10 L2			Destination
	0	0 1	Local Remote
	1	x	Mute both

#### ES1988 ALLEGRO DATA SHEET

#### ALLEGRO I/O REGISTERS

<u>Bits</u>	<u>Name</u>	<b>Description</b>	
9:8	_	Reserved.	
7:6	MIC ADC	MIC ADC inpu Bit 7 Bit 6 [ x 0 x 1	ut. <u>Destination</u> Local Remote
5:4	L1ADC	Line 1 ADC ir Bit 5 Bit 4 [ 0 0 0 1 1 x	nput. <u>Destination</u> Local Remote Mute both
3:2	PCM L/R	PCM L/R inpu Bit 3 Bit 2 [ 0 0 0 1 1 0 1 1	ut. <u>Destination</u> Local Remote Reserved Both
1:0	SA	Bit 1         Bit 0           0         0           0         1           1         0           1         1	ss/data input. <u>Destination</u> Local Remote MC Codec Reserved

#### Modem Wakeup

Co					-1-			(Al	leg	ro_	_Base+4	0h	,+41	h, F	./W)
Reserved											PMG_RI		Rese	ervec	I
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

#### **Bit Definitions:**

Description
Reserved.
1 = Enable PME# generation from ring input.
Reserved

#### Modem Ring

Input Status	(Allegro_Base+42	2h,+43	h, R/W)	)
	Reserved	RIS	R	1

	10001100														•	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	

#### **Bit Definitions:**

Bits Name	Description
15:3 –	Reserved.
2 RIS	Ring Input Status Read for ring input status. 1 = Indicates ring input is pulsing. 0 = Ring input is idle. Write 1 to clear the status bit.
1:0 -	Reserved.

#### Time Stamp 0 for Ring (Allegro\_Base+4Ah,+4Bh, R)

							TS0	_RI							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

#### **Bit Definitions:**

Bits Name Description 15:0 TS0\_RI Time stamp 0 for Ring.

#### Time Stamp 1 for Ring (Allegro\_Base+4Ch,+4Dh, R)

							TS1	_RI							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

#### **Bit Definitions:**

Bits Name Description

15:0 TS1\_RI Time stamp 1 for Ring.

#### **DAA** Data

#### Input / Output Port (Allegro\_Base+50h,+51h, R/W)

DAA Data I/O												RI#			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

#### **Bit Definitions:**

Bits Name Description	
-----------------------	--

- 15:1 DDI/O DAA data input/output to MC'97.
- 0. RI# Ring data input from MC'97.

#### **GPIO Registers**

GPIC	D Data				(	All	eg	ro_	Ва	seı	-60	h, +	-61ŀ	ı, R	/W)
GPIO data															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

#### **Bit Definitions:**

Bits Name Description 15:0 GPD GPIO data.

GP	10	Mas	k			(	All	egr	o_E	Base	e+6	4h,	+65	h, R	/W)
						GP	IO w	/rite	mas	k					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

#### **Bit Definitions:**

<b>Bits</b>	Name	<b>Description</b>

15:0 GPWM GPIO write mask. 1 = Mask write. 0 = Unmask write.





GPIO Direction	(Allegro	Base+68h	+69h, R/W)
	(Allegio		TUSH, N/W/

# GPIO direction 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Bit Definitions:

Bits	Name	Descrip	tion
	~ ~ ~ ~		

15:0 GPD GPIO direction. 1 = Output. 0 = Input (defau)

0 = Input (default).

#### **ASSP Memory Control Registers**

#### ASSP Memory /

Ind	ex F	Port					(All	egr	o_E	Base	e+8	0h,•	+81	h, F	r/W)
					A	SSP	mer	nory	/inde	ЭX					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

#### **Bit Definitions:**

Bits Name Description

15:0 AM/I	Host-to-ASSP 16-bit memory index port.
	Points to 64K word of ASSP memory.

#### ASSP Memory Port (Allegro\_Base+82h,+83h, R/W)

					F	Rese	rved							M	SS
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

#### **Bit Definitions:**

<u>Bits</u> Name	Description
15:2 –	Reserved.
1:0 MSS	DMA memory space selection.         Bit 1       Bit 0       Memory Space         0       x       Reserved         1       0       ASSP program memory         1       1       ASSP data memory
	,

ASSP Data Port	(Allegro_Base+84h,+85h, R/V
----------------	-----------------------------

						А	SSF	o dat	а						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Each time this register is accessed for a read or write, the ASSP Memory/Index port (Allegro\_Base+80h, +81h) is incremented by 1. The index port is 4K word paged and consecutive access cannot cross this 4K word boundary.

#### **Bit Definitions:**

<u>Bits</u>	<u>Name</u>	<b>Description</b>
15:0	AD	16-bit data (word) port.

#### **Game Port Address Registers**

Gam	e Port A	ddress A	1	(Alleg	ro_Bas	se+90r	η, R/\
		Native ad	dress p	ort for gar	ne port		
7	6	5	4	3	2	1	0
Bit D	efinitions	:					
<u>Bits</u>	<u>Name</u>	Descrip	otion				
7:0	NAGP	Native port for		ss port fo	r game	port. Ali	as I/(
Gam	e Port A	ddress B	6	(Alleg	ro_Ba	se+91h	n, R/
		Native ad	dress p	ort for gar	ne port		
7	6	5	4	3	2	1	0
Bit D	efinitions	:					
<u>Bits</u>	<u>Name</u>	Descrip	otion				
7:0	NAGP	Native port for		ss port fo	r game	port. Ali	as I/(
Gam	e Port A	ddress C	;	(Alleg	ro_Bas	se+92ł	n, R/
		Native ad	dress p	ort for gar	ne port		
7	6	5	4	3	2	1	0
Bit D	efinitions	:					
<u>Bits</u>	<u>Name</u>	Descrip	<u>otion</u>				
7:0	NAGP	Native port for		ss port fo	r game	port. Ali	as I/(
Gam	e Port A	ddress D	)	(Alleg	ro_Ba	se+93h	n, R/
		Native ad	dress p	ort for gar	ne port		
7	6	5	4	3	2	1	0
Bit D	efinitions	:					
<u>Bits</u>	<u>Name</u>	Descri	otion				
7:0	NAGP	Native port for		ss port fo	r game	port. Ali	as I/(
Gam	e Port A	ddress E		(Alleg	ro_Ba	se+94h	n, R/
				ort for gar			
7	6	5	4	3	2	1	0
Bit D	efinitions	:					
<u>Bits</u>	<u>Name</u>	<u>Descri</u>	otion				
7.0	NAGP	Native					
#### ALLEGRO I/O REGISTERS



Game Port A	Address I	=	(Alleg	ro_Ba	se+95h	n, R/W)	MPU	401	Port	Addre	ss C	(Al	legro_	Bas	e+9A	h, R	/W)
	Native a	ddress po	ort for gar	ne port						Native a	address	port fo	r MPU-4	01			
7 6	5	4	3	2	1	0	7		6	5	4	3		2	1	0	0
Bit Definition	s:						Bit De	efiniti	ons:								
<u>Bits</u> Name	Descr	iption					<u>Bits</u>	Name	<u>e</u>	Desc	ription						
7:0 NAGP	7:0NAGPNative address port for game port. Alias I/O port for 205h.					as I/O	7:0	NAM	PU		e addre or 332h		rt for M	PU-4	01. AI	ias I/	0
Game Port A	Address	G	(Alleg	ro_Ba	se+96h	n, R/W)	MPU	-401	Port	Addre	ss D	(Al	legro_	Bas	e+9B	h, R	/W)
	Native a	ddress po	ort for gar	ne port						Native a	address	port fo	r MPU-4	01			
7 6	5	4	3	2	1	0	7		6	5	4	3		2	1	(	0
Bit Definition	S:						Bit De	efinitio	ons:								
<u>Bits</u> Name	Descr	iption					<u>Bits</u>	Name	<u>e</u>	Desc	ription						
7:0 NAGP		addres or 206h.	s port fo	r game	port. Ali	as I/O	7:0	NAM	PU		e addre or 333h		rt for M	PU-4	01. AI	ias I/	0
Game Port A	Address I	H	(Alleg	ro_Ba	se+97h	n, R/W)	Cloc			ier			_	-			
	Native a	ddress po	ort for gar	ne port			Data	Port			( <i>F</i>	-	o_Bas	se+9			, R)
7 6	5	4	3	2	1	0	R		7xS			4xS			3x	S	
							15 1	4 13	12	11 10	98	7	65	4	3 2	1	0
Bit Definition	S:						Bit De	finiti	onei								
<u>Bits</u> Name	Descr	iption															
7:0 NAGP		addres or 207h.	s port fo	r game	port. Ali	as I/O	<u>Bits</u> 15		<u>ame</u> _	<u>Descri</u> Reserv							

# **MPU-401 Address Registers**

#### (Allegro\_Base+98h, R/W) MPU-401 Port Address A

		Native a	ddress p	ort for MF	PU-401		
7	6	5	4	3	2	1	0

### **Bit Definitions:**

Bits Name	<u>Description</u>
7:0 NAMPU	Native address port for MPU-401. Alias I/O port for 330h.

# MPU-401 Port Address B (Allegro\_Base+99h, R/W)

		Native a	ddress p	ort for MF	PU-401		
7	6	5	4	3	2	1	0

Bits Name	Description
7:0 NAMPU	Native address port for MPU-401. Alias I/O port for 331h.

Data Port A						(Allegro_Base+9Ch, +9Dh, R)											
	R	7xS					4xS				3xS						
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	

<u>Bits</u>	<u>Name</u>	<b>Description</b>
15	-	Reserved.
14:10	7xS	x7 counter status.
9:5	4xS	x4 counter status.
4:0	3xS	x3 counter status.



# **ASSP Clock Control Registers**

ASS	P Co	ontrol /	4	(A	llegro_Ba	ase+	A2h	, R/W)				
Rese	rved	36CLK	Reser	33/49CLK	Rese	erved	0WS					
7		6	5	4	3	2	1	0				
Bit D	Bit Definitions:											
<u>Bits</u>	Nar	ne <u>[</u>	Description									
7	_	F	Reserved.									
6	36C		36 MHz DSP clock select. 1 = Select 36 MHz DSP clock.									
5:4		— F	Reserved.									
3	33/4 CLł	<b>(</b> 1	33 MHz or 4 = Enable ) = Enable	49.152 I	MHz ASSF	o cloc		ect.				
2:1		— F	Reserved.									
0	0W3	1	= Enable	ASSP 0	-wait state		Reserved. ASSP 0-wait state enable. 1 = Enable ASSP 0-wait state. 0 = Disable ASSP 0-wait state.					

# ASSP Control B (Allegro\_Base+A4h, R/W)

	Reserved				Reserved	ł	ARST	
7	6	5	4	3	2	1	0	-

# **Bit Definitions:**

Bits Name	<u>Description</u>
7:5 –	Reserved.
4 CRE	Clock run/enable. 1 = Stop ASSP clock. 0 = Enable ASSP clock.
3:1 –	Reserved.
0 ARST	ASSP reset/run. 1 = Run ASSP. 0 = Reset ASSP.

# ASSP to Host IRQ Status (Allegro\_Base+ACh, R/W)

			ASSP IR	Q status			
7	6	5	4	3	2	1	0

<u>Bits</u> Name	Description
7:0 AIS	<ul> <li>ASSP to host software interrupt request status.</li> <li>Read for pending interrupt status.</li> <li>1 = Interrupt pending.</li> <li>0 = No interrupt pending.</li> <li>Write 1 to clear pending interrupt request.</li> <li>The bits in this register are set to 1 by ASSP to request interrupts from the host.</li> </ul>

INTEGRATED AC'97 CODEC REGISTERS



# INTEGRATED AC'97 CODEC REGISTERS

#### Basic

Reset													(0	<b>)0h</b> ,	, <b>R)</b>
	R	SE4:SE0								Re	eserv	ed			
15	14	13 12 11 10 9					8	7	6	5	4	3	2	1	0

Writing any value to this register performs a register reset, which causes all registers to revert to their default values except for the Powerdown Control/Status register.

# **Bit Definitions:**

<u>Bits</u>	<u>Name</u>	Description
15:14	_	Reserved. Always write 0.
13:9	SE4:SE0	Stereo Enhancement enable bits. 1 = All stereo enhancement features enabled.
8:0	-	Reserved. Always write 0.

#### **Master Volume Control**

# (02h, R/W)

Mute	х		Master volume left				х			Master volume right					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

This register controls the master playback volume. The maximum setting (00h) corresponds to 0 dB gain, with each step adding -1.5 dB gain. On reset, the default value is 8000h.

# **Bits Definitions:**

<u>Bits</u>	<u>Name</u>	Description
15	Mute	1 = Mute enabled. Set Master volume at $-\infty$ dB. 0 = Mute disabled.
14:13	-	Don't care.
12:8	MVL	Sets the volume level for the LINE_OUT_L output.
7:5	-	Don't care.
4:0	MVR	Sets the volume level for the LINE_OUT_R output.

#### Table 12 Master Volume Control Bits

Mute	MVx4	MVx3	MVx2	MVx1	MVx0	Gain						
0	0	0	0	0	0	0 dB						
0	0	0	0	0	1	-1.5 dB						
0	0	0	0	1	0	-3.0 dB						
	continued											
0	1	1	1	1	1	-46.0 dB						
1	1 X X		Х	Х	Х	- ∞dB						

# Master Volume Mono

(06h, R/W)

Mute		X										Master volume mono						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			

This register controls the master playback volume for the mono out. The maximum setting (00h) corresponds to 0 dB gain, with each step adding -1.5 dB gain. On reset, the default value is 8000h.

#### **Bits Definitions:**

<u>Bits</u>	<u>Name</u>	Description
15	Mute	1 = Mute enabled. Set Master volume at $-\infty$ dB. 0 = Mute disabled.
14:5	_	Don't care.

4:0 MN[4:0] Sets the volume level for mono output.

#### INTEGRATED AC'97 CODEC REGISTERS



#### PC Beep

#### (0Ah, R)

Mute		Reserved										PV3:PV0			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

This register controls the level for the PC Beep input. The maximum setting (00h) corresponds to 0 dB gain. Each step up corresponds to approximately 3 dB of gain. The MSB of this register is the mute bit. When this bit is set to 1, the level for that channel is set at  $-\infty$ dB.

PC Beep supports motherboard implementations. The intention of routing PC Beep through the mixer is to eliminate the requirement for an on-board speaker. Automatically connecting PC Beep to the LINE\_OUT outputs as soon as the part powers up and completes calibration supports the implementation.

The PC Beep - LINE\_OUT connection is broken when SYNC is sampled high. The ES1988 will need to route PC Beep to the LINE\_OUT outputs via AC-Link control if so desired. On reset, the default value is 8000h.

Table 13 PC Beep Volume Gain

Mute	PV3	PV2	PV1	PV0	Gain
0	0	0	0	0	0 dB
0	0	0	0	1	+3.0 dB
0	0	0	1	0	+6.0 dB
0	0	0	1	1	+9.0 dB
			continued		
0	1	1	1	0	+42.0 dB
0	1	1	1	1	+45.0 dB
1 X		х	х	х	- ∞dB

# Analog Mixer Input Gain Registers

These registers control the volume for each of the analog inputs. The maximum setting (00h) corresponds to 12 dB gain. Each step adds -1.5 dB gain down to the minimum -34.5 dB attenuation (1Fh).

Table 14 shows the relationship between the volume bits and the gain value for registers 0Ch, 0Eh, 10h and 12h

Mute	GX4	GX3	GX2	GX1	GX0	Gain
0	0 0 0		0	0	0	12.0 dB
0	0	0	0	0	1	10.5 dB
0	0	0	0	1	0	9.0 dB
			contin	ued		
0	0	1	0	0	0	0 dB
0	0	1	0	0	1	-1.5 dB
0	0 0		0	1	0	-3.0 dB
			contin	ued		
0	1	1	1	1	0	-33.0 dB
0	0 1 1		1	1	1	-34.5 dB
1	1 X X			Х	Х	- ∞dB

Phone Volume (0Ch, R/W														/W	
Mute	х	х	х	х	х	х	х	х	х	х	Phone volume				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

This register controls the gain and attenuation for the analog phone input. The phone input is a mono input. On reset, the default value is 8008h, which corresponds to 0 dB gain with mute off or on.

#### **Bits Definitions:**

<u>Bits</u>	<u>Name</u>	Description
15	Mute	In Extended mode, Mute applies only to the left channel. 1 = Mute enabled. Set Phone volume at $-\infty$ dB. 0 = Mute disabled.
14:5	_	Don't care.
4.0	CN	Analag phone gain support hits 4:0. Sate the

4:0 GN Analog phone gain support bits 4:0. Sets the volume level for the Phone input.

# INTEGRATED AC'97 CODEC REGISTERS



Mute	GX4	GX3	GX2	GX1	GX0	Gain						
0	0	0	0	0	0	12.0 dB						
0	0	0	0	0	1	10.5 dB						
0	0	0	0	1	0	9.0 dB						
	continued											
0	0	1	0	0	0	0 dB						
0	0	1	0	0	1	-1.5 dB						
0	0	1	0	1	0	-3.0 dB						
			contin	ued								
0	1	1	1	1	0	-33.0 dB						
0	1	1	1	1	1	-34.5 dB						
1	Х	Х	Х	Х	Х	- ∞dB						

MIC	Vo	lun	ne									(	(0El	n, R	/W)
Mute	х	х	х	х	х	х	х	х	20 dB	х		MIC	; volu	ume	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

This register controls the volume for the microphone input. The mic input is a mono input. On reset, the default value is 8008h.

#### **Bits Definitions:**

<u>Bits</u>	<u>Name</u>	Description
15	Mute	Mute Bit Enable. 1 = Mute enabled. Set Mic volume at $-\infty$ dB. 0 = Mute disabled.
14:7	_	Don't care.
6	20 dB	1 = 20  dB boost enabled. 0 = 20  dB boost disabled.
5	_	Don't care.

4:0 GN Sets the volume level for the Mic input.

Mute	GX4	GX3	GX2	GX1	GX0	Gain					
0	0	0	0	0	0	12.0 dB					
0	0	0	0	0	1	10.5 dB					
0	0	0	0	1	0	9.0 dB					
continued											
0	0	1	0	0	0	0 dB					
0	0	1	0	0	1	-1.5 dB					
0	0	1	0	1	0	-3.0 dB					
			contin	ued							
0	1	1	1	1	0	-33.0 dB					
0	1	1	1	1	1	-34.5 dB					
1	Х	Х	Х	Х	Х	- ∞dB					
	l			1							

Line In Volume	
----------------	--

(10h, R/W)

Mute	х	х	Lir	ne in	volu	me l	eft	х	х	х	Lin	e in s	volur	ne ri	ght
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

This register controls the Line In volume. On reset, the default value is 8808h.

# **Bits Definitions:**

<u>Bits</u>	<u>Name</u>	Description
15	Mute	1 = Mute enabled. Set Line in volume at $-\infty$ dB. 0 = Mute disabled.
14:13	_	Don't care.
12:8	LIL	Sets the volume level for the LINE_IN_L input.
7:5	_	Don't care.
4:0	LIR	Sets the volume level for the LINE_IN_R input.

Mute	GX4	GX3	GX2	GX1	GX0	Gain					
0	0	0	0	0	0	12.0 dB					
0	0	0	0	0	1	10.5 dB					
0	0	0	0	1	0	9.0 dB					
	continued										
0	0	1	0	0	0	0 dB					
0	0	1	0	0	1	-1.5 dB					
0	0	1	0	1	0	-3.0 dB					
			contin	ued							
0	1	1	1	1	0	-33.0 dB					
0	1	1	1	1	1	-34.5 dB					
1	Х	Х	Х	Х	Х	- ∞dB					

# **CD Volume**

# (12h, R/W)

															•	
Mu	te	х	х	C	CD v	olum	e lef	ťt	х	х	х	С	D vo	olum	e rig	ht
15	5	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

This register controls the CD volume. On reset, the default value is 8808h.

<u>Bits</u>	<u>Name</u>	Description
15	Mute	1 = Mute enabled. Set CD volume at $-\infty$ dB. 0 = Mute disabled.
14:13	-	Don't care.
12:8	CDL	Sets the volume level for the CDL input.
7:5	_	Don't care.
4:0	CDR	Sets the volume level for the CDR input.

#### INTEGRATED AC'97 CODEC REGISTERS

Mute	GX4	GX3	GX2	GX1	GX0	Gain
0	0	0	0	0	0	12.0 dB
0	0	0	0	0	1	10.5 dB
0	0	0	0	1	0	9.0 dB
	_		contir	ued		
0	0	1	0	0	0	0 dB
0	0	1	0	0	1	-1.5 dB
0	0	1	0	1	0	-3.0 dB
			contin	ued		
0	1	1	1	1	0	-33.0 dB
0	1	1	1	1	1	-34.5 dB
1	х	х	х	х	Х	- ∞dB

PC	ΛP	lay	bac	k V	olui	me	Co	ntrol				(18h, R/W)				
Mute	х	х	F	۲LL	/olum	ne le	ft	х	х	х	PLR volume right			pht		
15	14	13	12	12 11 10 9 8					6	5	4	3	2	1	0	

This register controls the PCM Out volume. On reset, the default value is 8808h.

# **Bits Definitions:**

<u>Bits</u>	<u>Name</u>	Description
15	Mute	1 = Mute enabled. Set PCM Out volume at $-\infty$ dB. 0 = Mute disabled.
14:13	-	Don't care.
12:8	PLL	Sets the volume level for the left channel PCM playback.
7:5	-	Don't care.
4:0	PLR	Sets the volume level for the right channel PCM playback.

Record Selec	t		(1Ah, R/W)				
х	Record	select lef	t x	Record select right			
15 14 13 12 11	10	9 8	76543	2 1 0			

This register selects record sources for the left and right channel. On reset, the default value is 000h.

# Bits Definitions:

<u>Bits Name</u>	Description
15:11 –	Don't care.
10:11 – 10:8 SL[2:0]	Selects left channel record source: <u>bit 10 bit 9 bit 8 source</u> 0 0 0 MIC (default) 0 0 1 CD in (L) 0 1 0 mono_mix (output of mono mux before MONO_OUT volume)
	0 1 1 dmix (L) (signal just before LINE_OUT_L volume)
	1 0 0 Line left
	1 0 1 Stereo mix left (without
	PCM data mixed)
	1 1 0 Mono mix (without PCM
	data mixed) 1 1 1 Phone
7:5 –	Don't care.
4:0 SL[2:0]	Selects right channel record source:
	bit 2 bit 1 bit 0 source
	0 0 0 MIC (default)
	0 0 1 CD in (R)
	0 1 0 mono_mix (output of mono
	0 1 0 mono_mix (output of mono mux before MONO_OUT volume)
	0 1 0 mono_mix (output of mono mux before MONO_OUT volume) 0 1 1 dmix (L) (signal just before
	0 1 0 mono_mix (output of mono mux before MONO_OUT volume) 0 1 1 dmix (L) (signal just before LINE_OUT_R volume)
	0 1 0 mono_mix (output of mono mux before MONO_OUT volume) 0 1 1 dmix (L) (signal just before LINE_OUT_R volume) 1 0 0 LINE_IN_R
	0 1 0 mono_mix (output of mono mux before MONO_OUT volume) 0 1 1 dmix (L) (signal just before LINE_OUT_R volume) 1 0 0 LINE_IN_R 1 0 1 Stereo mix left (without
	0 1 0 mono_mix (output of mono mux before MONO_OUT volume) 0 1 1 dmix (L) (signal just before LINE_OUT_R volume) 1 0 0 LINE_IN_R 1 0 1 Stereo mix left (without PCM data mixed)
	0 1 0 mono_mix (output of mono mux before MONO_OUT volume) 0 1 1 dmix (L) (signal just before LINE_OUT_R volume) 1 0 0 LINE_IN_R 1 0 1 Stereo mix left (without

1 1 1 Phone

INTEGRATED AC'97 CODEC REGISTERS



Record	Gain
--------	------

14			
(1	ιcn,	R/W)	

Mute	х	х	х	Re	cord	gain	left	х	х	х	х	Rec	ord	gain	right
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

This register sets the volume level for the record input. The minimum setting (00h) corresponds to 0 dB gain. Each step adds 1.5 dB gain up to the maximum 22.5 dB gain (0Fh). Table 16 shows the relationship between the record volume bits and the gain value for register 1Ch.

On reset, the default value is 8000h.

# **Bits Definitions:**

<u>Bits</u> <u>Name</u>	Description
15 Mute	1 = Mute enabled. Set Record gain at $-\infty$ dB. 0 = Mute disabled.
14:12 –	Don't care.
11:8 GL	Sets the volume level for the Record input.
7:4 –	Don't care.
3:0 GR	Sets the volume level for the Record input.

Mute	GX3	GX2	GX1	GX0	Gain								
0	0	0	0	0	0 dB								
0	0	0	0	1	1.5 dB								
0	0	0	1	0	3.0 dB								
	continued												
0	1	1	1	0	21.0 dB								
0	1	1	1	1	22.5 dB								
1	х	х	х	х	- ∞dB								

#### **General Purpose**

Ge	General Purpose (20h, R/W)														
х	х	х	х	х	х	MIX	Х	LPBK	х	х	х	х	х	х	х
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

This register controls a number of miscellaneous functions. This register should be read before writing to generate a mask for only the bit(s) that need to be changed. On reset, the default value is 0000h.

<u>Bits</u>	<u>Name</u>	Description
15:10	_	Don't care.
9	MIX	Mono Output Select 1 = MIC 0 = Mixer Mono Mux Control <u>DMS MIX MUX Output</u> 0 0 dmix mono mix 0 1 micX 1 x pcm mono mix
8	_	Don't care.
7	LPBK	This bit enables loopback of the ADC output to the DAC input without involving the AC- Link. This allows for full system performance measurements. 1 = Enable ADC/DAC loopback mode. 0 = Disable ADC/DAC loopback mode.
6:0	-	Don't care.



# Powerdown Control/Status (26h, R/W)

EAPD	х	PR5:PR0					х	х	х	х	REF	ANL	DAC	ADC	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

This register is used to program powerdown states and monitor subsystem readiness. When the AC-Link "CODEC ready" bit (SDATA\_IN slot 0 bit 15) is a 1, it indicates that the AC-Link and the ES1988 control and status registers are fully operational. The ES1988 must check bits 3:0 to determine exactly which subsections are ready. Bits 7:0 are read-only. Writes will have no effect on these bits. Bits 3:0 are all 0 after a cold reset.

As each subsection becomes ready to resume normal operation, the corresponding bit becomes a 1. This register is not affected by a write to the reset register. The integrated AC97 Codec has six powerdown bits that control powerdown operation throughout all of ES1988. The stored value of the EAPD bit (bit 15) is routed to the controller portion of ES1988 to provide powerdown capabilities for the external amplifier section of the standalone AC'97 Codec part.

#### **Bits Definitions:**

<u>Bits</u>	<u>Name</u>	Description
15	EAPD	External Amplifier Power Down bit. 1 = Set EAPD high to signal an external amplifier to shut down. 0 = Set EAPD low to signal an external amplifier to turn on (default).
14	-	Reserved
13	PR5	Power down digital section and clock. 1 = Digital section powered down with clock dis- abled. 0 = Digital section powered up with clock enabled.
12	PR4	<ul> <li>1 = Digital section powered down with oscillator enabled. The analog mixer can still function. The 24.576 MHz oscillator still runs. This bit can be cleared by either a cold or a warm reset. The digital section powers up quickly as the oscillator is still running.</li> <li>0 = Digital section powered up.</li> </ul>
11	002	1 - Analog mixer powered down ()/ref off). In this

- PR3 1 = Analog mixer powered down (Vref off). In this case, the ADCs, DACs, Mixer, and Vref are also powered down; however, the state of PR2:0 are preserved.
   0 = Analog mixer powered up.
- 10 PR2 This section is powered down when PR3 = 1, but the state of PR2 is preserved.
  1 = Analog mixer powered down with reference generator still enabled.
  0 = Analog mixer powered up.

#### INTEGRATED AC'97 CODEC REGISTERS

<u>Bits</u>	<u>Name</u>	Description
9	PR1	This section is powered down when PR3 = 1, but the state of PR1 is preserved. 1 = PCM out DACs powered down. 0 = PCM out DACs powered up.
8	PR0	This section is powered down when $PR3 = 1$ , but

- the state of PR0 is preserved.
   1 = PCM in ADCs, input volume control, and input mux powered down.
   0 = PCM in ADCs and input mux powered up.
- 7:4 READ-ONLY. Don't care.
- 3 REF READ-ONLY. VREF is up to nominal level.
- 2 ANL READ-ONLY. Analog mixers, etc. ready.
- 1 DAC READ-ONLY. DAC section ready to accept data.
- 0 ADC READ-ONLY. ADC section ready to transmit data.

# Integrated AC'97 Registers -Extended Audio AFE

# Extended Audio ID

#### (28h, R)

														(	.,	'
F	×		)	<		AMAP				Х				DRA	Х	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	•

This register is used to identify the extended audio features that are supported in addition to the original AC'97 features identified by the Reset register. On reset, the default value is 0002h.

<u>Bits</u>	<u>Name</u>	Description
15:14	-	Reserved.
13:10	-	Don't care.
9	AMAP	AC-Link Slot to Audio DAC Map Select. 1 = AC97 Rev. 2.1 mapping supported. 0 = AC'97 mapping not supported.
8:2	-	Don't care.
1	DRA	Double Rate Audio Select. 1 = Double rate audio supported. 0 = Double rate audio not supported.
0	_	Don't care.

INTEGRATED AC'97 CODEC REGISTERS



(ASSPIO\_4001h, R/W)

#### **Extended Audio Status and Control**

		Х							DRA Enable	Х
15 14 13 12 11	10 9	8	7	6	5	4	3	2	1	0

This register is used to test the integrated AC97 Codec. On reset, the default value is 0000h.

## **Bits Definitions:**

<u>Bits</u>	<u>Name</u>	Description
15:2	-	Don't care.
1	DRA Enable	Double Rate Audio Enable. 1 = Double rate audio mode enabled. 0 = Double rate audio mode disabled.
0	_	Don't care.

# **Vendor Registers**

#### Vendor ID 1

	First vendor ID character								Seco	nd v	endc	or ID	char	acte	r
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

This register encodes the first two ASCII character of the vendor ID.

# **Bits Definitions:**

<u>Bits</u>	<u>Name</u>	Description
15:8	F	Encodes the first ASCII character of the ven- dor ID; $45h = E$ .
7:0	S	Encodes the second ASCII character of the vendor ID; $83h = S$ .

# Vendor ID 2

			-										(		, ···,	_
	Thir	d ve	ndor	ID o	hara	cter		х	х	х	х	х	х	х	х	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	-

This register encodes the third ASCII character of the vendor ID and the vendor revision number.

#### **Bits Definitions:**

<u>Bits</u> Name	Description
15:8 T	Encodes the third ASCII character of the ven- dor ID; $83h = S$ .
7:0 RN	Revision number. Returns 08h when read.

# **ASSP DMA Registers**

# **Host Memory End**

(2Ah, R/W)

(7Ch, R)

(7Eh. R)

	Adc	lres	ss (	Lov	v W	ord	)			( <i>F</i>	SS	PIC	_40	)00l	n, R	/W)
	Host Memory End Address (Low Word) F														R	
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

This register corresponds to the PCI address [15:1].

# **Bits Definitions:**

- Bits Name Description
- 15:1 HMEA (L) Host Memory End Address (Low Word).
- 0 Reserved. Always write 0s.

# **Host Memory End**

#### Address (High Word)

F	Rese	ervec	ł		H	ost N	/lemo	ory E	nd A	ddre	ess (l	High	Wor	d)	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

This register corresponds to the PCI address [27:16].

#### **Bits Definitions:**

<u>Bits</u> Name	Description
15:12 –	Reserved. Always write 0s and read back as 0s.
11:0 HMEA (H)	Host Memory End Address (High Word).

# ASSP Data Memory End Address (ASSPIO\_4002h, W)

				AS	SP D	ata	Merr	ory l	End	Addr	ess				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

<u>Bits</u> Name	Description
15:0 ADMA	ASSP Data Memory End Address.

INTEGRATED AC'97 CODEC REGISTERS

# £1515)

# Host Memory Starting Address/ Current Pointer (Low Word) (ASSPIO\_4003h, R/W)

		H	lost	Men	nory /	Addr	ess/	Poin	ter (L	-ow \	Norc	I)			R
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

When this register is written to by the ASSP, it means host memory starting address. This register corresponds to PCI address [15:1].

#### **Bits Definitions:**

<u>Bits</u>	<u>Name</u>	<b>Description</b>
-------------	-------------	--------------------

15:1 HMSA (L) Host Memory Starting Address (Low Word).

0 – Reserved. Always write 0s.

When this register is read from by the ASSP, it means current host address pointer. The pointer is updated after each data transfer.

#### **Bits Definitions:**

<u>Bits</u>	<u>Name</u>	<u>Description</u>
15:1	-	Current host address pointer.
0	_	Reserved. Always read back as 0s.

# Host Memory Starting Address/ Current Pointer (High Word) (ASSPIO\_4004h, R/W)

															-
F	Rese	erveo	ł		Hos	t Me	emor	y Sta	rting	Add	lress	(Hig	jh W	ord)	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

When this register is written to by the ASSP, it means host memory starting address. This register corresponds to PCI address [27:16].

# **Bits Definitions:**

<u>Bits</u> Name	Description
15:12 –	Reserved. Always write 0s.
11:0 HMSA (H)	Host Memory Starting Address (High Word).

When this register is read from by the ASSP, it means current host address pointer. The pointer is updated after each data transfer.

# **Bits Definitions:**

<u>Bits</u> Name	Description
15:12 –	Reserved. Always write 0s.
11:0 CHAP	Current host address pointer (corresponding to PCI address [27:16].

# **ASSP Data Memory Starting**

Add	dres	ss/C	Curr	ent	Po	inte	er	-	(A	SS	PIO	_4(	)05ł	n, R	/W)
			1	ASS	P Da	ta M	lemo	ry A	ddres	ss/Po	ointe	r			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

When this register is written to by the ASSP, it means ASSP data memory starting address.

#### **Bits Definitions:**

Bits Name Description

15:0 DDMS ASSP Data Memory Starting Address.

When this register is read from by the ASSP, it means ASSP data memory address pointer. The pointer is updated after each data transfer.

<u>Bits</u>	Name	<b>Description</b>
-------------	------	--------------------

15:0 – ASSP data memory address pointer.

INTEGRATED AC'97 CODEC REGISTERS



l	DM	A	Со	ntr	ol				(AS	SSF	<b>2</b> 0	_4	006	ŝh,	R/	W)
l		Rese	erved		AMEAS	HMEAS	DSPINT	R/W			[	DMA	CTR	L		
15 14 13 12					11	10	9	8	7	6	5	4	3	2	1	0

When this register is written to by the ASSP, host and data memory reads and writes are being monitored. Hardware interrupts are generated as necessary if the address counter crosses the host memory 64K boundary. Bits 10 and 11 are read-only and return host and ASSP data memory end address status when read. Four mechanisms will cause the ASSP DMA hardware interrupt to be generated.

- 1. Completion of data transfer.
- The host memory end address has been reached (I/O 4206, bit 11 = 1).
- 3. The ASSP memory end address has been reached (I/O 4206, bit 10 = 1).
- The host memory 64K boundary has been crossed (I/O 4206, bit 9 = 1).

#### **Bits Definitions:**

<u>Bits</u>	<u>Name</u>	Description
15:10	-	Reserved. Always write 0s.
9	DSPINT	ASSP Crossing 64K Boundary Interrupt Enable. 1 = Enable. 0 = Disable.
8	R/W	<ul> <li>ASSP Host Memory Read/Write Enable.</li> <li>1 = Read ASSP data memory and write host memory.</li> <li>0 = Read host memory and write ASSP data memory.</li> </ul>

- Bits Name Description
- 7:0 DMA Word transfer counts for one-time DMA kick-CTRL off from 1 to 256 words (00h - FFh).

When this register is read from by the ASSP, it means ASSP data memory address pointer. The pointer is updated after each data transfer.

<u>Bits</u>	<u>Name</u>	Description
15:12	-	Reserved. Always write 0s.
11	AMEAS	<ul><li>ASSP Memory End Address Status (read-only).</li><li>1 = ASSP memory end address reached.</li><li>0 = ASSP memory end address not reached.</li></ul>
10	HMEAS	Host Memory End Address Status (read- only). 1 = Host memory end address reached. 0 = Host memory end address not reached.
9	DSPINT	ASSP Hardware Interrupt Enable. 1 = ASSP hardware interrupt enabled.
8	R/W	ASSP Host Memory Read/Write Enable. 1 = DMA transfer in progress. 0 = DMA transfer complete.
7:0	DMA CTRL	Hold transfer bits as written.



# **ELECTRICAL CHARACTERISTICS**

#### Table 15 Absolute Maximum Ratings

Ratings	Symbol	Value	Units
Analog supply voltage	V <sub>A</sub>	-0.3 to 6.0	V
Digital supply voltage	VD	-0.3 to 6.0	V
Input voltage	V <sub>IN</sub>	VD +0.5	V
Operating temperature range	T <sub>A</sub>	0 to 70	°C
Storage temperature range	T <sub>STG</sub>	-40 to 125	°C

**WARNING:** Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. There are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

# ES1988 Recommended DC operating conditions

#### Table 16 Power Management Characteristics

State	Description	Analog	digital	Unit
D0	Fully operational	70	85	mA
D1	Chip in D1 state with internal Codec DAC and ADC powered down	35	15	mA
D2	Chip in D2 state with internal Codec DAC, ADC, and mixer powered down	10	15	mA
D3 <sub>hot</sub>	Chip in D3 state with internal Codec powered down. PCICLK and	0.1	0.2	mA
	49.152 MHz crystal powered on.			
D3 <sub>cold</sub>	Chip in D3 state with internal Codec powered down. PCICLK and	0	0.2	mA
	49.152 MHz crystal powered down.			

#### Table 17 DC Operating Condition

Parameter	Definition	Min	Тур	Max	Unit
VDD 3.3V	Digital supply voltage	3.15	3.3	3.45	V
AVD	Analog supply voltage	4.75	5.0	5.25	V
T <sub>AMB</sub>	Ambient temperature	0	25	70	°C

# Table 18 Digital Characteristics

Parameter	Definition	Min	Тур	Max	Unit
	Operating Conditions (V <sub>DD</sub>	<sub>D</sub> = 3.3 V, T <sub>A</sub> = 25 <sup>o</sup> C)			
VIH	High-level input voltage	2.0			V
	(TTL-static)				
V <sub>OH</sub>	High-level output voltage	2.4			V
	(TTL-static)				
VIL	Low-level input voltage	0.4		0.8	V
	(TTL-static)				
V <sub>OL</sub>	Low-level output voltage			0.4	V
	(TTL-static)				
IIL	Low-level input current	-10		10	mA
	$(V_{IN} = VSS)$				
I <sub>IH</sub>	High-level input current	-10		10	mA
	$(V_{IN} = VDD)$				
I <sub>OZ</sub>	Tristate output leakage current	-10		10	mA
	(V <sub>OUT</sub> = VDD/VSS)				
C <sub>IN</sub>	Input capacitance			5	pF
C <sub>OUT</sub>	Output capacitance			5	pF
I <sub>OB</sub>	Output current drive	-		12	mA
	(SDATA_IN, BIT_CLK)				

ELECTRICAL CHARACTERISTICS



# Table 19 ES1988 Analog Characteristics

Parameter	Min.	Тур.	Max.	Units
Full Scale Input Voltage:	·	•		
Line Inputs		1.0		
Mic Inputs <b>a</b>	-	0.1		
Full Scale Output Voltage:		•		
Line Output		1.0	-	Vrms
Analog S/N:	·	•		
CD to LINE_OUT	85			dB
Other to LINE_OUT	85			dB
Analog Frequency Response b	20	-	20K	Hz
Digital S/N c	·	•		
DAC	80	87		dB
ADC	80	87		dB
Total Harmonic Distortion:	·	•		
Line Output d	-	0.01	0.02	%
DAC/ADC Frequency Response: e				
DAC	0		20K	Hz
ADC	20		20K	Hz
Stop Band:				
DAC	28			kHz
ADC		28		kHz
Transition Band:				
DAC	20			kHz
ADC	20		28	kHz
Stop Band Rejection f	-74			dB
Out-of-Band Rejection g	-	-74	-	dB
Group Delay (DAC Only = 0.5 ms; ADC Only = 0.21 ms)	-	0.85	-	mS
Power Supply Rejection Ratio (1 kHz)	-	-40	-	dB
Crosstalk Between Input Channels	-	-	-60	dB
Attenuation, Gain Step Size	-	1.5	-	dB
Analog Input Impedance	10	22	-	kΩ
CD Input Impedance		11	-	kΩ
Input Capacitance	-	15	-	pF

CONDITIONS:

 $T_A$  = 25°C, AVdd = DVdd = 5.0 V  $\pm$  5%; Input Voltage Levels: Logic Low = 0.8 V, Logic High = 2.4 V; 1 kHz input sine wave; Sample Frequency = 48 kHz; 0 dB = 1 Vrms, 10 k $\Omega$  / 50 pF load, Testbench Characterization BW: 20 Hz – 20 kHz, 0 dB attenuation; tone and 3D disabled) NOTE:

a) With +20 dB boost on (1.0  $V_{rms}$  with 20 dB boost off).

b) ±1 dB limits

c) The ratio of the rms output level with 1 kHz full scale input to the rms output level with all zeros into the digital input. Measured "A wtd" over a 20 Hz to a 20 kHz bandwidth (AES17-1991 Idle Channel Noise or EIAJ CP-307 Signal-to-Noise ratio).

d) 0 dB gain, 20 kHz BW, 48 kHz sample frequency.

e) ±0.25 dB limits max, ±0.1 dB typical.

f) Stop Band Rejection determines filter requirements to 70 kHz. Out-of-Band Rejection determines audible noise.

g) The integrated Out-of-Band noise generated by the DAC process during normal PCM audio playback over a 28.8 kHz to 100 kHz bandwidth, with respect to a 1 Vrms DAC output



# **ES1988 TIMING DIAGRAMS**



Symbol	Parameter	Min	Тур	Max	Units
t <sub>RST_LOW</sub>	RESET# active-low pulse width				
	ES2828 Modem AFE	1.0			μs
t <sub>RST2CLK</sub>	RESET# inactive to BIT_CLK start-up delay				
	ES2828 Modem AFE	162.8			ns





Symbol	Parameter	Min	Тур	Max	Units
t <sub>FS_HIGH</sub>	SYNC active-high pulse width	1.0			μs
t <sub>FS2SC</sub>	SYNC inactive to BIT_CLK start-up delay	162.8			ns

# Figure 9 Warm Reset

ES1988 TIMING DIAGRAMS





Symbol	Parameter	Min	Тур	Max	Units
	BIT_CLK frequency		12.288		MHz
t <sub>CLK_PERIOD</sub>	BIT_CLK period		81.4		ns
	BIT_CLK output jitter			750	ps
t <sub>CLK_HIGH</sub>	BIT_CLK high pulse width*	36	40.7	45	ns
t <sub>CLK_LOW</sub>	BIT_CLK low pulse width*	36	40.7	45	ns
	SYNC frequency		48.0		kHz
t <sub>SYNC_PERIOD</sub>	SYNC period		20.8		μs
t <sub>SYNC_HIGH</sub>	SYNC high pulse width		1.3		ns
t <sub>SYNC_LOW</sub>	SYNC low pulse width		19.5		ns

\* = Worst case duty cycle restricted to 45/55

Figure 10 Clocks





Symbol	Parameter	Min	Тур	Max	Units
	AC-Link Output Valid Delay Timing Parameters			•	
t <sub>CO</sub>	Output Valid Delay from rising edge of BIT_CLK			15	ns
	Note 1: Timing is for SDATA and SYNC outputs with respect to BIT_CLK at the	device driving t	he output.		
	Note 2: 50 pF external load.				
	AC-Link Input Setup and Hold Timing Parameters				
t <sub>SETUP</sub>	Input Setup to falling edge of BIT_CLK	10			ns
t <sub>HOLD</sub>	Input Hold to falling edge of BIT_CLK	10			ns
	AC-Link Combined Rise or Fall Plus Flight Timing Parame	eters	•		
	BIT_CLK combined rise or fall plus flight time (Primary Codec to Controller or Sec-			7	ns
	ondary)				
	SDATA combined rise or fall plus flight time (Output to Input)			7	ns
	Note: Combined rise or fall plus flight times are provided for worst case scen	ario modeling pu	irposes.		

Figure 11 Data Output and Input Timing Diagram



Symbol	Parameter	Min	Тур	Max	Units
t <sub>ISC</sub>	I <sup>2</sup> SCLK cycle time	54			ns
t <sub>IS_HI</sub>	I <sup>2</sup> SCLK HIGH time	15			ns
t <sub>IS_LO</sub>	I <sup>2</sup> SCLK LOW time	15			ns
t <sub>IDS</sub>	I <sup>2</sup> DATA setup time	12			ns
t <sub>IDH</sub>	I <sup>2</sup> DATA hold time	2			ns
t <sub>ILS</sub>	I <sup>2</sup> SLR setup time	12			ns
t <sub>ILH</sub>	I <sup>2</sup> SLR hold time	2			ns

Figure 12 I<sup>2</sup>S Port Timing

**ES1988 TIMING DIAGRAMS** 





Symbol	Parameter	Min	Тур	Max	Units
t <sub>SC_RISE</sub>	SC rise time	2		6	ns
t <sub>SC_FALL</sub>	SC fall time	2		6	ns
t <sub>FS_RISE</sub>	FS rise time	2		6	ns
t <sub>FS_FALL</sub>	FS fall time	2		6	ns
t <sub>SI_RISE</sub>	SI rise time	2		6	ns
t <sub>SI_FALL</sub>	SI fall time	2		6	ns
t <sub>SO_RISE</sub>	SO rise time	2		6	ns
t <sub>SO_FALL</sub>	SO fall time	2		6	ns





Note: BIT\_CLK not to scale.

Symbol	Parameter	Min	Тур	Мах	Units
t <sub>S2_PDOWN</sub>	End of Slot 2 to BIT_CLK, SDATA_IN low			1.0	μs

Figure 14 AC-Link Low Power Mode Timing



# **MECHANICAL DIMENSIONS**



Symbol	Description	Millimeters				
		Min	Nom	Max		
D	Lead to lead, X-axis	15.75	16.00	16.25		
D1	Package's outside, X-axis	13.90	14.00	14.10		
E	Lead to lead, Y-axis	15.75	16.00	16.25		
E1	Package's outside, Y-axis	13.90	14.00	14.10		
A1	Board standoff	0.05	0.10	0.15		
A2	Package thickness	1.35	1.40	1.45		
b	Lead width	0.17	0.22	0.27		
е	Lead pitch	-	0.50	-		
e1	Lead gap	0.24	-	-		
L	Foot length	0.45	0.60	0.75		
L1	Lead length	0.93	1.00	1.07		
-	Foot angle	0°		7°		
-	Coplanarity	-	-	0.102		
-	Leads in X-axis	-	25	-		
-	Leads in Y-axis	-	25	-		
-	Total leads	-	100	-		
-	Package type	-	TQFP	-		

Figure 15 Mechanical Dimensions



# APPENDIX A: SCHEMATIC EXAMPLES



NOTE 1. GRIO PINS CAN NOT SHARE MULTI-PURPOSE IN ONE IMPLEMENTATION, PLEASE CONTACT ESS FARS FOR OTHER ORIO APPLICATIONS, 2. SUBJECT TO CHAVIE WITHOUT NOTICE, PLEASE CONTACT ESS FARS FOR MORE DEFAUS.

Figure 16 ES1988 Device Interface





Figure 17 Audio Interface





Figure 18 Game Port and S/PDIF Interfaces







Figure 19 PCI Bus Interface

APPENDIX B: BILL OF MATERIALS



# APPENDIX B: BILL OF MATERIALS

Item	Reference Designator	Qty	Component Description
1	U1	1	ES1988, 100 pin TQFP
2	U2	1	MC78M05(DPACK)
3	U3	1	LMV358M,SO8, Low Power Dual Op Amp
4	U4	1	LM4880M, Stereo Audio Power Amplifier
5	U5	1	DS75176B, Transceivers
6	U8	1	LM1117-3.3
7	U10	1	93LC46, 1K Serial EEPROM
8	R1, R13	2	Res, 5%, 1M, SMD, 0805
	R2, R15, R16, R30, R31, R32, R33,		
9	R41, R44, R60, R117	11	Res, 5%, 10K, SMD, 0805
	R3, R4, R22, R29, R38, R48, R49, R50,		
10	R104, R105, R110	11	Res, 5%, 0, SMD, 0805
11	R5, R6, R8, R9, R17, R19, R20, R21	8	Res, 5%, 6.8K, SMD, 0805
12	R10	1	Res, 5%, 33K, SMD, 0805
13	R11	1	Res, 5%, 22K, SMD, 0805
14	R12, R34, R35, R36, R37	5	Res, 5%, 2.2K, SMD, 0805
15	R18	1	Res, 5%, 51K, SMD, 0805
16	R23, R28	2	Res, 1%, 27K, SMD, 0805
17	R24, R25	2	Res, 1%, 20K, SMD, 0805
18	R39, R40	2	Res, 5%, 47, SMD, 0805
19	R42	1	Res, 5%, 75, SMD, 0805
20	R46	1	Res, 5%, 3.3K, SMD, 0805
21	R27, R102	2	Res, 5%,100K,SMD,0805
22	R99	1	Res, 5%,220K,SMD,0805
23	C1	1	Cap, Cera, SMD, 5%, 50V, 10pF, 0805
	C3, C7, C11, C12, C13, C18, C19, C46,		
24	C63, C91, C93, C96	12	Cap, Radial 20%,25V, 10uF, Size .100"
	C5, C6, C8, C9, C14, C16, C17, C26,		
	C27, C45, C59, C61, C62, C92, C94,		
25	C95, C97, C98	18	Cap, Cera, SMD, 10%, 50V, 0.1uF, 0805
26	C10, C15, C57, C58	4	Cap, Cera, SMD, 10%, 50V, 1000pF, 0805
27	C20, C21, C52, C53, C54, C55, C56	7	Cap, Cera, SMD, 10%, 50V, 0.01uF, 0805
	C22, C23, C24, C25, C28, C29, C30,		
28	C31, C32, C35, C36, C39, C41, C60	14	Cap, Cera, SMD, 10%, 50V, 1uF, 0805
29	C33	1	Cap, Cera, SMD, 5%, 50V, 180pF, 0805
30	C34	1	Cap, Cera, SMD, 5%, 50V, 0.33uF, 0805
31	C38, C44	2	Cap, Cera, SMD, 5%, 50V, 330pF, 0805
32	C37, C47	2	Cap, Cera, SMD, 5%, 50V, 5pF, 0805
33	C40, C42	2	Cap, Radial 20%,25V, 100uF, Size .100"
34	C43	1	Cap, Radial 20%,25V, 3.3uF, Size .100"
35	C48, C49, C50, C51	4	Cap, Cera, SMD, 10%, 50V, 47pF, 0805
36	C2	1	Cap, Cera, SMD, 5%, 50V, 33pF, 0805
37	C4	1	Cap, Cera, SMD, 5%, 50V, 1500pF, 0805

Item	Reference Designator	Qty	Component Description
38	L1	1	Inductor, 1.0uH, 1206
39	L2, L6, L9, L10, L11, L12	6	HighCurrentBead, CTC (HH-1H3216-500), 1206
40	L3, L4, L5, L7, L8	5	Ferrite Bead, TDK (CB30 – 0805), 0805
41	Q2	1	2N7002LT1
42	F1	1	Fuse, 1.25A, Thru-hole
43	Y1	1	Xtal, 49.152MHz, 3rd Overtone, 50ppm, HC-49/U
44	T1	1	SCHOTT-67129600, Transformer, Thru-hole
45	P1, P2	2	AMP 3-179397-0
46	P3	1	DB15 female connector (right angle)
47	J1, J2, J3	3	Stereo jack connector, 5 pin, SJ372N
48	J4	1	RCA JACK
49	J5, J7	2	2mm Wafer Socket, 4 pin
50	J6, JP1	2	HEADER 2X1
51	JP2	1	HEADER 3X1
52	J8	1	HEADER 4X1
53	JP7	1	HEADER 3X2
54	JP3	1	HEADER 10X2
55		1	Bracket

# **ORDERING INFORMATION**

Part Number ES1988S





ESS Technology, Inc. 48401 Fremont Blvd. Fremont, CA 94538 Tel: 510-492-1088 Fax: 510-492-1098 No part of this publication may be reproduced, stored in a retrieval system, transmitted, or translated in any form or by any means, electronic, mechanical, manual, optical, or otherwise, without the prior written permission of ESS Technology, Inc.

ESS Technology, Inc. makes no representations or warranties regarding the content of this document.

All specifications are subject to change without prior notice.

ESS Technology, Inc. assumes no responsibility for any errors contained herein. (P) U.S. Patent 4,214,125 and others, other patents pending.

 $\textit{Audio}\textsc{Drive}^{\circledast}$  is a registered trademark of ESS Technology, Inc.

All other trademarks are owned by their respective holders and are used for identification purposes only.